# Microprocessors: Volume I Intel386™, 80286 & 8086 Microprocessors intel



#### LITERATURE

To order Intel literature or obtain literature pricing information in the U.S. and Canada call or write Intel Literature Sales. In Europe and other international locations, please contact your *local* sales office or distributor

INTEL LITERATURE SALES P.O. Box 7641 Mt. Prospect, IL 60056-7641 In the U.S. and Canada call toll free (800) 548-4725

This 800 number is for external customers only.

#### **CURRENT HANDBOOKS**

Product line handbooks contain data sheets, application notes, article reprints and other design information. All handbooks can be ordered individually, and most are available in a pre-packaged set in the U.S. and Canada.

Title	Intel Order Number	ISBN
SET OF FOURTEEN HANDBOOKS (Available in U.S. and Canada)	231003	N/A
CONTENTS LISTED BELOW FOR INDIVIDUAL ORDERING	:	
CONNECTIVITY	231658	1-55512-202-7
EMBEDDED MICROCONTROLLERS	270646	1-55512-203-5
EMBEDDED MICROPROCESSORS	272396	1-55512-204-3
FLASH MEMORY (2 volume set)	210830	1-55512-214-0
MICROPROCESSORS, VOL. 1: Intel386™ 80286 & 8086 MICROPROCESSORS	230843	1-55512-196-9
MICROPROCESSORS, VOL. 2: Intel486™ MICROPROCESSORS	241731	1-55512-197-7
MICROPROCESSORS, VOL. 3: PENTIUM™ PROCESSORS	241732	1-55512-198-5
i750®, i860™, i960® PROCESSORS AND RELATED PRODUCTS	272084	1-55512-217-5
OEM BOARDS, SYSTEMS & SOFTWARE	280407	1-55512-201-9
PACKAGING	240800	1-55512-208-6
PERIPHERAL COMPONENTS	296467	1-55512-207-8
PRODUCT OVERVIEW	210846	N/A
PROGRAMMABLE LOGIC	296083	1-55512-206-X
NETWORKING	297360	1-55512-220-5
ADDITIONAL LITERATURE: (Not included in handbook set)		
AUTOMOTIVE PRODUCTS	231792	1-55512-212-4
COMPONENTS QUALITY/RELIABILITY	210997	1-55512-132-2
CUSTOMER LITERATURE GUIDE	210620	N/A
EMBEDDED APPLICATIONS (1993/94)	270648	1-55512-179-9
INTERNATIONAL LITERATURE GUIDE (Available in Europe only)	E00029	N/A
MILITARY AND SPECIAL PRODUCTS (2 volume set)	210461	1-55512-213-2
SYSTEMS QUALITY/RELIABILITY	231762	1-55512-046-6

LITCV1/110493

# Microprocessors: Volume I

The Intel386" SX and DX CPU-based systems are the choices for budget conscious users and for factory control systems and medical instruments in the embedded market.

This handbook contains extensive information on the Intel386° microprocessor family, numeric coprocessors, cache and memory controllers, floppy and hard disk controllers, and development tools for the Intel386, 80286, 80C186 and 8086 microprocessors.

The data sheets and application notes contained in this handbook provide comprehensive charts, diagrams, instructions, and hardware information for leading 32-bit system development.

intel.

Order Number: 230843-011 Printed in USA/194/15K/RRD/JW Microprocessors

Printed on Recycled Material

ISBN 1-55512-196-9
90000
9781555 121969



# MICROPROCESSORS VOLUME I

1994 adentity code only and is not used as a product name of bademark of Intel Corporation.



MICROPROCESSORS
VOLUME I

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

MDS is an ordering code only and is not used as a product name or trademark of Intel Corporation.

Intel Corporation and Intel's FASTPATH are not affiliated with Kinetics, a division of Excelan, Inc. or its FASTPATH trademark or products.

\*Other brands and names are the property of their respective owners.

Additional copies of this document or other Intel literature may be obtained from:

Intel Corporation Literature Sales P.O. Box 7641 Mt. Prospect, IL 60056-7641

or call 1-800-879-4683

©INTEL CORPORATION, 1993



Intel uses various data sheet markings to designate each phase of the document as it relates to the product. The marking appears in the upper, right-hand corner of the data sheet. The following is the definition of these markings:

Data Sheet Marking	Description
Product Preview	Contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product becomes available.
Advanced Information	Contains information on products being sampled or in the initial production phase of development.*
Preliminary	Contains preliminary information on new products in production.*
No Marking	Contains information on products in full production.*

<sup>\*</sup>Specifications within these data sheets are subject to change without notice. Verify with your local Intel sales office that you have the latest data sheet before finalizing a design.

## DATA SHEET DESIGNATIONS

intel uses various data sheet markings to designate each phase of the document as it relates to the product. The marking appears in the upper, right-hand corner of the data sheet. Inc following is the definition of these markings:

#### Data Sheet Marking

Product Preview

Advanced Information

Preliminary

No Markin

#### RottsimenO

Contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product becomes available.

Contains information on products being sampled or in the initial production phase of development.\*

Contains preliminary information on new products in production.\*

Contains information on products in full production."

Specifications within these data sheets are subject to change without notice. Verify with your local intel sales of the true have the latest data sheet before finalizing a design.



Intel386<sup>TM</sup> Microprocessor

1

80286 Microprocessor

2

8086 Microprocessor

3

Development Tools for the 80386, 80286, 80186, and 8086 CPUs

4

. Latni

Intel 386TM Microprocessor

30286 Microprocessor

8086 Місторгоссьвох

Development Tools for the 80386, 80286, 80186, and 8086 CPUs

# **Table of Contents**

Alphanumeric Index	888 X
CHAPTER 1 1-0308\S-0808\6808 toggegorgoroiti 30MH 58-3	
CHAPTER 1 Intel386™ Microprocessor	
DATA SHEETS	
Intel386 DX Microprocessor 32-Bit CHMOS Microprocessor with Integrated	
Memory Management	1-1
Intel386 DX Microprocessor 32-Bit CHMOS Microprocessor with Integrated	1-139
Memory Management (PQFP Supplement)	
AP-442 33 MHz Intel386 System Design Considerations	1-203
Intel386 SX Microprocessor	1-314
Intel387 SX Math CoProcessor	1-416
82380 32-Bit DMA Controller with Integrated System Support Peripherals	1-463
82370 Integrated System Peripheral	1-600
CHAPTER 2	
80286 Microprocessor hongue inomgolsved ylime i deMeini bris	
AL-DATA SHEETS	2-1
80C286 Microprocessor with Memory Management and Protection	2-60
Intel287 XL/XLT Math CoProcessor	2-116
82C288 Bus Controller for 80286 Processors (82C288-12, 82C288-10, 82C288-8)	2-149
82C284 Clock Generator and Ready Interface for 80286 Processors (82C284-12,	
82C284-10, 82C284-8)	2-170
CHAPTER 3	
8086 Microprocessor	
DATA SHEETS	
8086 16-Bit HMOS Microprocessor 8086/8086-2/8086-1	3-1
80C86A 16-Bit CHMOS Microprocessor	3-31 3-60
8087 Math CoProcessor	3-90
CHAPTER 4	
Development Tools for the 80386, 80286, 80186, and 8086 CPUs	
Intel386 and Intel486 Family Development Support	4-1
8086/80C186 Software Development Tools	4-9
Intel386 DX and Intel386 SX In-Circuit Emulators	4-14
ICE-186/188 Family In-Circuit Emulator	4-28
DB86A Artic Software Debugger	4-35

# **Alphanumeric Index**

80286 Microprocessor with Memory Management and Protection 8086 16-Bit HMOS Microprocessor 8086/8086-2/8086-1 8086/80C186 Software Development Tools 8087 Math CoProcessor	2-60 3-1 4-9 3-90
8088 8-Bit HMOS Microprocessor 8088/8088-2	3-60
80C286 Microprocessor with Memory Management and Protection	2-1
80C86A 16-Bit CHMOS Microprocessor	3-31
80C86A 16-Bit CHMOS Microprocessor	1-600
	1-463
82C284 Clock Generator and Ready Interface for 80286 Processors (82C284-12,	
	2-170
82C288 Bus Controller for 80286 Processors (82C288-12, 82C288-10, 82C288-8)	2-149
AP-442 33 MHz Intel386 System Design Considerations	1-203
DB86A Artic Software Debugger	4-35
DB86A Artic Software Debugger ICE-186/188 Family In-Circuit Emulator Intel287 XI / XI T Math Coprocessor	4-28
THOREOF ALFALT WIGHT OUT TOOCSON	2-116
Intel386 and Intel486 Family Development Support	4-1
Intel386 DX and Intel386 SX In-Circuit Emulators	4-14
Intel386 DX Microprocessor 32-Bit CHMOS Microprocessor with Integrated Memory	
	1-139
Intel386 DX Microprocessor 32-Bit CHMOS Microprocessor with Integrated Memory	
Management	1-1
	1-314
	1-163
Intel387 SX Math CoProcessor	1-416

# Intel386TM Microprocessor

# intel.

### Intel386<sup>TM</sup> DX MICROPROCESSOR 32-BIT CHMOS MICROPROCESSOR WITH INTEGRATED MEMORY MANAGEMENT

- Flexible 32-Bit Microprocessor
  - 8, 16, 32-Bit Data Types
  - 8 General Purpose 32-Bit Registers
- Very Large Address Space
  - 4 Gigabyte Physical
  - -64 Terabyte Virtual
  - 4 Gigabyte Maximum Segment Size
- **Integrated Memory Management Unit** 
  - Virtual Memory Support
  - Optional On-Chip Paging
  - 4 Levels of Protection
  - Fully Compatible with 80286
- Object Code Compatible with All 8086 Family Microprocessors
- Virtual 8086 Mode Allows Running of 8086 Software in a Protected and Paged System
- Hardware Debugging Support


- Optimized for System Performance
  - Pipelined Instruction Execution
  - On-Chip Address Translation Caches
  - -20, 25 and 33 MHz Clock
  - 40, 50 and 66 Megabytes/Sec Bus Bandwidth
- Numerics Support via Intel387™ DX Math Coprocessor
- Complete System Development Support
  - Software: C, PL/M, Assembler
     System Generation Tools
  - Debuggers: PSCOPE, ICETM-386
- **High Speed CHMOS IV Technology**
- 132 Pin Grid Array Package
- 132 Pin Plastic Quad Flat Package

(See Packaging Specification, Order #231369)

The Intel386 DX Microprocessor is an entry-level 32-bit microprocessor designed for single-user applications and operating systems such as MS-DOS and Windows. The 32-bit registers and data paths support 32-bit addresses and data types. The processor addresses up to four gigabytes of physical memory and 64 terabytes (2\*\*46) of virtual memory. The integrated memory management and protection architecture includes address translation registers, multitasking hardware and a protection mechanism to support operating systems. Instruction pipelining, on-chip address translation, ensure short average instruction execution times and maximum system throughput.

The Intel386 DX CPU offers new testability and debugging features. Testability features include a self-test and direct access to the page translation cache. Four new breakpoint registers provide breakpoint traps on code execution or data accesses, for powerful debugging of even ROM-based systems.

Object-code compatibility with all 8086 family members (8086, 8088, 80186, 80188, 80286) means the Intel386 DX offers immediate access to the world's largest microprocessor software base.



Intel386TM DX Pipelined 32-Bit Microarchitecture

Intel386<sup>TM</sup> DX and Intel387<sup>TM</sup> DX are Trademarks of Intel Corporation. MS-DOS and Windows are Trademarks of MICROSOFT Corporation.

# TABLE OF CONTENTS

	TENTS PAGE
11	ASSIGNMENT
2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 2.1 2.1	SE ARCHITECTURE       1-7         Introduction       1-7         Register Overview       1-7         Register Descriptions       1-8         Instruction Set       1-14         Addressing Modes       1-17         Data Types       1-19         Memory Organization       1-21         I/O Space       1-22         Interrupts       1-23         0 Reset and Initialization       1-26         1 Testability       1-27         2 Debugging Support       1-27
3.1 3.2 3.3 3.4 3.5	AL MODE ARCHITECTURE       1-31         Real Mode Introduction       1-31         Memory Addressing       1-32         Reserved Locations       1-33         Interrupts       1-33         Shutdown and Halt       1-33
4. PR( 4.1 4.2 4.3 4.4 4.5 4.6	OTECTED MODE ARCHITECTURE       1-33         Introduction       1-33         Addressing Mechanism       1-34         Segmentation       1-35         Protection       1-45         Paging       1-51         Virtual 8086 Environment       1-55
5.1 5.2	NCTIONAL DATA

page seconstigos recordence modernall note

5. FU	MCHONAL	DAIA	(COITIII)	ueu)							MAN WALL
5.4	Bus Funct	ional De	escriptio	n	io. eritis				vorte.di.tris		1-70
	5.4.1 Intro	duction	distrib. M	(U. POY		.Visnos					1-70
	542 Addr	ess Pine	elining		im aniq					5-1	1-73
	5.4.4 Inter	rupt Ack	nowied	ge (IIV I	A) Cycles						1-00
	5.4.5 Halt	Indication	on Cycle								1-87
	5.4.6 Shut	down In	dication	Cycle							1-88
5.5	Other Fun	ctional [	Descript	ions							1-89
0.0	F F 1 Fato	ring one	Cyiting	Lald A	cknowledge		A. A. A.	A			4 00
	5.5.1 Ente	ning and	Exiting	HOIU A	cknowledge						1-09
	5.5.2 Rese	et during	Hold A	cknowle	edge						1-89
	5.5.3 Bus	Activity	During a	and Foll	owing Reset						1-89
5.7	Compone	nt and E	ovicion	Identifi	ers		H . H . H	11 Viv. 20	Pile 209 434 0	A. 200 EST.	1.01
5.8	Coprocess	sor inter	tace								1-93
	5.8.1 Soft	ware Te	sting for	Copro	cessor Prese	nce					1-93
											ě
6. IN:	STRUCTION	N SET .									1-94
6.1	Instruction	Encodi	ing and	Clock C	Count Summa	ry	a . i				1-94
6.2	Instruction	Encodi	na Deta	ails		1, 150863					. 1-109
7. DE	SIGNING F	OR ICE	TM-386	DX EM	<b>IULATOR US</b>	E					. 1-116
	COLLANILON	DATA									2 440
8.1	Introduction	on									. 1-118
8.2	Package [	Dimensio	ons and	Mounti	ng						. 1-118
9. EL	ECTRICAL	DATA		1							. 1-122
9.1	Introduction	on				88-98	2310				. 1-122
9.0	Iviaximum	nauriys		0				27.1101			. 1-123
9.5	A.C. Spec	ification	S		1-Tugniti Aci						. 1-124
10 D	EVICIONIU	ICTORY	, mpile		Nangte .						4 400
10. K	EVISION H	STOR									. 1-136
NOTE	SE M										
		This			vious revisions						
I nis is	revision 011	; Inis su	percede	s all pre	vious revisions	. 50.10					
							110				



#### 1. PIN ASSIGNMENT

The Intel386 DX pinout as viewed from the top side of the component is shown by Figure 1-1. Its pinout as viewed from the Pin side of the component is Figure 1-2.

 $V_{CC}$  and GND connections must be made to multiple  $V_{CC}$  and  $V_{SS}$  (GND) pins. Each  $V_{CC}$  and  $V_{SS}$  must be connected to the appropriate voltage level. The circuit board should include  $V_{CC}$  and GND planes for power distribution and all  $V_{CC}$  and  $V_{SS}$  pins must be connected to the appropriate plane.

#### NOTE:

Pins identified as "N.C." should remain completely unconnected.




Figure 1-1. Intel386™ DX PGA Pinout—View from Top Side




Figure 1-2. Intel386™ DX PGA Pinout—View from Pin Side

Table 1-1. Intel386™ DX PGA Pinout—Functional Grouping

Signa	I/Pin	Signal	/Pin	Signa	al/Pin	Signal/	Pin	Signa	I/Pin	Signa	I/Pin
A2	C4	A24	L2	D6	L14	D28	M6	Vcc	C12	Vss	F2
A3	A3	A25	КЗ	D7	K12	D29	P4		D12		F3
A4	B3	A26	M1	D8	L13	D30	P3	sbecceda	G2	I I O notaly	F14
A5	B2	A27	N1	D9	N14	D31	M5		G3		J2
A6	C3	A28	L3	D10	M12	D/C#	A11	N X E	G12		J3
A7	C2	A29	M2	D11	N13	ERROR#	A8		G14		J12
A8	C1	A30	P1	D12	N12	HLDA	M14		L12		J13
A9	D3	A31	N2	D13	P13	HOLD	D14		МЗ		M4
A10	D2	ADS#	E14	D14	P12	INTR	B7	DE DE	M7		M8
A11	D1	BE0#	E12	D15	M11	LOCK#	C10		M13		M10
A12	E3	BE1#	C13	D16	N11	M/IO#	A12		N4		N3
A13	E2	BE2#	B13	D17	N10	NA#	D13		N7		P6
A14	E1	BE3#	A13	D18	P11	NMI	B8		P2	1	P14
A15	F1	BS16#	C14	D19	P10	PEREQ	C8		P8	W/R#	B10
A16	G1	BUSY#	B9	D20	M9	READY#	G13	Vss	A2	N.C.	A4
A17	H1	CLK2	F12	D21	N9	RESET	C9		A6		B4
A18	H2	D0	H12	D22	P9	Vcc	A1		A9	Tay Tay	B6
A19	НЗ	D1	H13	D23	N8		A5		B1		B12
A20	J1	D2	H14	D24	P7		A7	MAN IN	B5		C6
A21	K1	D3	J14	D25	N6	- MISSELFE	A10	N. William	B11		C7
A22	K2	D4	K14	D26	P5		A14	1 1	B14		E13
A23	L1	D5	K13	D27	N5		C5		C11		F13



#### 1.1 PIN DESCRIPTION TABLE

The following table lists a brief description of each pin on the Intel386 DX. The following definitions are used in these descriptions:

- # The named signal is active LOW.
- Input signal.
- O Output signal.
- I/O Input and Output signal.
- No electrical connection.

For a more complete description refer to Section 5.2 Signal Description.

Symbol	Туре	Name and Function
CLK2	L	CLK2 provides the fundamental timing for the Intel386 DX.
D <sub>31</sub> -D <sub>0</sub>	1/0	DATA BUS inputs data during memory, I/O and interrupt acknowledge read cycles and outputs data during memory and I/O write cycles.
A <sub>31</sub> -A <sub>2</sub>	0	ADDRESS BUS outputs physical memory or port I/O addresses.
BE0#-BE3#	0	BYTE ENABLES indicate which data bytes of the data bus take part in a bus cycle.
W/R#	0	WRITE/READ is a bus cycle definition pin that distinguishes write cycles from read cycles.
D/C#	O Light D.O. su	DATA/CONTROL is a bus cycle definition pin that distinguishes data cycles, either memory or I/O, from control cycles which are: interrupt acknowledge, halt, and instruction fetching.
M/IO#	0	MEMORY I/O is a bus cycle definition pin that distinguishes memory cycles from input/output cycles.
LOCK#	0	<b>BUS LOCK</b> is a bus cycle definition pin that indicates that other system bus masters are denied access to the system bus while it is active.
ADS#	0	ADDRESS STATUS indicates that a valid bus cycle definition and address (W/R#, D/C#, M/IO#, BE0#, BE1#, BE2#, BE3# and A <sub>31</sub> -A <sub>2</sub> ) are being driven at the Intel386 DX pins.
NA#	1	NEXT ADDRESS is used to request address pipelining.
READY#	1	BUS READY terminates the bus cycle.
BS16#	1	BUS SIZE 16 input allows direct connection of 32-bit and 16-bit data buses.
HOLD	1	BUS HOLD REQUEST input allows another bus master to request control of the local bus.



#### 1.1 PIN DESCRIPTION TABLE (Continued)

Symbol	Туре	Name and Function
HLDA	0	BUS HOLD ACKNOWLEDGE output indicates that the Intel386 DX has surrendered control of its local bus to another bus master.
BUSY#	1	BUSY signals a busy condition from a processor extension.
ERROR#	1	ERROR signals an error condition from a processor extension.
PEREQ	1	PROCESSOR EXTENSION REQUEST indicates that the processor extension has data to be transferred by the Intel386 DX.
INTR	190 BEDsini ari	INTERRUPT REQUEST is a maskable input that signals the Intel386 DX to suspend execution of the current program and execute an interrupt acknowledge function.
NMI	and Interrupt By and I/O w	NON-MASKABLE INTERRUPT REQUEST is a non-maskable input that signals the Intel386 DX to suspend execution of the current program and execute an interrupt acknowledge function.
RESET	d stab ent to	<b>RESET</b> suspends any operation in progress and places the Intel386 DX in a known reset state. See <b>Interrupt Signals</b> for additional information.
N/C sericing	tiab <u>ta</u> nt nic	NO CONNECT should always remain unconnected. Connection of a N/C pin may cause the processor to malfunction or be incompatible with future steppings of the Intel386 DX.
Vcc	cycles which	SYSTEM POWER provides the +5V nominal D.C. supply input.
V <sub>SS</sub>	inet distingu	SYSTEM GROUND provides 0V connection from which all inputs and outputs are measured.



#### 2. BASE ARCHITECTURE

#### 2.1 INTRODUCTION

The Intel386 DX consists of a central processing unit, a memory management unit and a bus interface.

The central processing unit consists of the execution unit and instruction unit. The execution unit contains the eight 32-bit general purpose registers which are used for both address calculation, data operations and a 64-bit barrel shifter used to speed shift, rotate, multiply, and divide operations. The multiply and divide logic uses a 1-bit per cycle algorithm. The multiply algorithm stops the iteration when the most significant bits of the multiplier are all zero. This allows typical 32-bit multiplies to be executed in under one microsecond. The instruction unit decodes the instruction opcodes and stores them in the decoded instruction queue for immediate use by the execution unit.

The memory management unit (MMU) consists of a segmentation unit and a paging unit. Segmentation allows the managing of the logical address space by providing an extra addressing component, one that allows easy code and data relocatability, and efficient sharing. The paging mechanism operates beneath and is transparent to the segmentation process, to allow management of the physical address space. Each segment is divided into one or more 4K byte pages. To implement a virtual memory system, the Intel386 DX supports full restartability for all page and segment faults.

Memory is organized into one or more variable length segments, each up to four gigabytes in size. A given region of the linear address space, a segment, can have attributes associated with it. These attributes include its location, size, type (i.e. stack, code or data), and protection characteristics. Each task on an Intel386 DX can have a maximum of 16,381 segments of up to four gigabytes each, thus providing 64 terabytes (trillion bytes) of virtual memory to each task.

The segmentation unit provides four-levels of protection for isolating and protecting applications and the operating system from each other. The hardware enforced protection allows the design of systems with a high degree of integrity.

The Intel386 DX has two modes of operation: Real Address Mode (Real Mode), and Protected Virtual Address Mode (Protected Mode). In Real Mode the Intel386 DX operates as a very fast 8086, but with

32-bit extensions if desired. Real Mode is required primarily to setup the processor for Protected Mode operation. Protected Mode provides access to the sophisticated memory management, paging and privilege capabilities of the processor.

Within Protected Mode, software can perform a task switch to enter into tasks designated as Virtual 8086 Mode tasks. Each such task behaves with 8086 semantics, thus allowing 8086 software (an application program, or an entire operating system) to execute. The Virtual 8086 tasks can be isolated and protected from one another and the host Intel386 DX operating system, by the use of paging, and the I/O Permission Bitmap.

Finally, to facilitate high performance system hardware designs, the Intel386 DX bus interface offers address pipelining, dynamic data bus sizing, and direct Byte Enable signals for each byte of the data bus. These hardware features are described fully beginning in Section 5.

#### 2.2 REGISTER OVERVIEW

The Intel386 DX has 32 register resources in the following categories:

- General Purpose Registers
- Segment Registers
- Instruction Pointer and Flags
- Control Registers
- System Address Registers
- Debug Registers
- Test Registers.

The registers are a superset of the 8086, 80186 and 80286 registers, so all 16-bit 8086, 80186 and 80286 registers are contained within the 32-bit Intel386 DX.

Figure 2-1 shows all of Intel386 DX base architecture registers, which include the general address and data registers, the instruction pointer, and the flags register. The contents of these registers are task-specific, so these registers are automatically loaded with a new context upon a task switch operation.

The base architecture also includes six directly accessible segments, each up to 4 Gbytes in size. The segments are indicated by the selector values placed in Intel386 DX segment registers of Figure 2-1. Various selector values can be loaded as a program executes, if desired.






Figure 2-1. Intel386™ DX Base Architecture Registers

The selectors are also task-specific, so the segment registers are automatically loaded with new context upon a task switch operation.

The other types of registers, Control, System Address, Debug, and Test, are primarily used by system software.

#### 2.3 REGISTER DESCRIPTIONS

#### 2.3.1 General Purpose Registers

General Purpose Registers: The eight general purpose registers of 32 bits hold data or address quantities. The general registers, Figure 2-2, support data operands of 1, 8, 16, 32 and 64 bits, and bit fields of 1 to 32 bits. They support address operands of 16 and 32 bits. The 32-bit registers are named EAX, EBX, ECX, EDX, ESI, EDI, EBP, and ESP.

The least significant 16 bits of the registers can be accessed separately. This is done by using the 16-bit names of the registers AX, BX, CX, DX, SI, DI,

BP, and SP. When accessed as a 16-bit operand, the upper 16 bits of the register are neither used nor changed.

Finally 8-bit operations can individually access the lowest byte (bits 0-7) and the higher byte (bits 8-15) of general purpose registers AX, BX, CX and DX. The lowest bytes are named AL, BL, CL and DL, respectively. The higher bytes are named AH, BH, CH and DH, respectively. The individual byte accessibility offers additional flexibility for data operations, but is not used for effective address calculation.




Figure 2-2. General Registers and Instruction Pointer

#### 2.3.2 Instruction Pointer

The instruction pointer, Figure 2-2, is a 32-bit register named EIP. EIP holds the offset of the next instruction to be executed. The offset is always relative to the base of the code segment (CS). The lower 16 bits (bits 0–15) of EIP contain the 16-bit instruction pointer named IP, which is used by 16-bit addressing.

#### 2.3.3 Flags Register

The Flags Register is a 32-bit register named EFLAGS. The defined bits and bit fields within EFLAGS, shown in Figure 2-3, control certain operations and indicate status of the Intel386 DX. The lower 16 bits (bit 0-15) of EFLAGS contain the 16-bit flag register named FLAGS, which is most useful when executing 8086 and 80286 code.






Figure 2-3. Flags Register

#### VM (Virtual 8086 Mode, bit 17)

The VM bit provides Virtual 8086 Mode within Protected Mode. If set while the Intel386 DX is in Protected Mode, the Intel386 DX will switch to Virtual 8086 operation, handling segment loads as the 8086 does, but generating exception 13 faults on privileged opcodes. The VM bit can be set only in Protected Mode, by the IRET instruction (if current privilege level = 0) and by task switches at any privilege level. The VM bit is unaffected by POPF. PUSHF always pushes a 0 in this bit, even if executing in virtual 8086 Mode. The EFLAGS image pushed during interrupt processing or saved during task switches will contain a 1 in this bit if the interrupted code was executing as a Virtual 8086 Task.

#### RF (Resume Flag, bit 16)

The RF flag is used in conjunction with the debug register breakpoints. It is checked at instruction boundaries before breakpoint processing. When RF is set, it causes any debug fault to be ignored on the next instruction. RF is then automatically reset at the successful completion of every instruction (no faults are signalled) except the IRET instruction, the POPF instruction, (and JMP, CALL, and INT instructions causing a task switch). These instructions set RF to the value specified by the memory image. For example, at the end of the breakpoint service routine, the IRET

instruction can pop an EFLAG image having the RF bit set and resume the program's execution at the breakpoint address without generating another breakpoint fault on the same location.

#### NT (Nested Task, bit 14)

This flag applies to Protected Mode. NT is set to indicate that the execution of this task is nested within another task. If set, it indicates that the current nested task's Task State Segment (TSS) has a valid back link to the previous task's TSS. This bit is set or reset by control transfers to other tasks. The value of NT in EFLAGS is tested by the IRET instruction to determine whether to do an inter-task return or an intra-task return. A POPF or an IRET instruction will affect the setting of this bit according to the image popped, at any privilege level.

#### IOPL (Input/Output Privilege Level, bits 12-13)

This two-bit field applies to Protected Mode. IOPL indicates the numerically maximum CPL (current privilege level) value permitted to execute I/O instructions without generating an exception 13 fault or consulting the I/O Permission Bitmap. It also indicates the maximum CPL value allowing alteration of the IF (INTR Enable Flag) bit when new values are popped into the EFLAG register. POPF and IRET instruction can alter the IOPL field when executed at CPL = 0. Task switches can always alter the IOPL field, when the new flag image is loaded from the incoming task's TSS.



#### OF (Overflow Flag, bit 11)

OF is set if the operation resulted in a signed overflow. Signed overflow occurs when the operation resulted in carry/borrow into the sign bit (high-order bit) of the result but did not result in a carry/borrow out of the high-order bit, or vice-versa. For 8/16/32 bit operations, OF is set according to overflow at bit 7/15/31, respectively.

#### DF (Direction Flag, bit 10)

DF defines whether ESI and/or EDI registers postdecrement or postincrement during the string instructions. Postincrement occurs if DF is reset. Postdecrement occurs if DF is set.

#### IF (INTR Enable Flag, bit 9)

The IF flag, when set, allows recognition of external interrupts signalled on the INTR pin. When IF is reset, external interrupts signalled on the INTR are not recognized. IOPL indicates the maximum CPL value allowing alteration of the IF bit when new values are popped into EFLAGS or FLAGS.

#### TF (Trap Enable Flag, bit 8)

TF controls the generation of exception 1 trap when single-stepping through code. When TF is set, the Intel386 DX generates an exception 1 trap after the next instruction is executed. When TF is reset, exception 1 traps occur only as a function of the breakpoint addresses loaded into debug registers DR0-DR3.

#### SF (Sign Flag, bit 7)

SF is set if the high-order bit of the result is set, it is reset otherwise. For 8-, 16-, 32-bit operations, SF reflects the state of bit 7, 15, 31 respectively.

#### ZF (Zero Flag, bit 6)

ZF is set if all bits of the result are 0. Otherwise it is reset.

#### AF (Auxiliary Carry Flag, bit 4)

The Auxiliary Flag is used to simplify the addition and subtraction of packed BCD quantities. AF is set if the operation resulted in a carry out of bit 3 (addition) or a borrow into bit 3 (subtraction). Otherwise AF is reset. AF is affected by carry out of, or borrow into bit 3 only, regardless of overall operand length: 8, 16 or 32 bits.

#### PF (Parity Flags, bit 2)

PF is set if the low-order eight bits of the operation contains an even number of "1's" (even parity). PF is reset if the low-order eight bits have odd parity. PF is a function of only the low-order eight bits, regardless of operand size.

#### CF (Carry Flag, bit 0)

CF is set if the operation resulted in a carry out of (addition), or a borrow into (subtraction) the high-order bit. Otherwise CF is reset. For 8-, 16- or 32-bit operations, CF is set according to carry/borrow at bit 7, 15 or 31, respectively.

Note in these descriptions, "set" means "set to 1," and "reset" means "reset to 0."

#### 2.3.4 Segment Registers

Six 16-bit segment registers hold segment selector values identifying the currently addressable memory segments. Segment registers are shown in Figure 2-4. In Protected Mode, each segment may range in size from one byte up to the entire linear and physi-

Contract of the last	one only de	tenting tobi	nudeb vns	o all	DEC	is se	38.0	ylner	/ Jone	Bres	
value permitted to writious georgestra onsulting the I/O	0	Physical Base A	ddress Segment Lir	nit (19	Att	ribute	Seg	ther men om D	t Descri	otor	
Selector	CS-	mission Bild	Tki tana J	JAO .	NIL.	bns)	100	TOL N	85 F	G	Γ
Selector	SS-	idenS FITM)	-ni eseri i	(richaye	SSK	1 5 0	ole u	IO DI	10 21/	insti	1
Selector	DS-	omi paqqoq Sottem TRRI	to bna edi	fit isl	ime	10	71-10	gem	-	-	1
Selector	ES-	ta batucasa-	1381 60	BIND	29 6	OIV28	900	HOIP	SHITCH	SOI	-
Selector	FS-	integer is lot			1					-	-
Selector	GS-	1887		-	17				_	_	

Figure 2-4. Intel386™ DX Segment Registers, and Associated Descriptor Registers

least two significant bits of the segment base should be zero). This will avoid a segment limit violation (exception 13) caused by the wrap around. In Real Address Mode, the maximum segment size is fixed at 64 Kbytes (216 bytes).

The six segments addressable at any given moment are defined by the segment registers CS, SS, DS, ES, FS and GS. The selector in CS indicates the current code segment; the selector in SS indicates the current stack segment; the selectors in DS, ES, FS and GS indicate the current data segments.

#### 2.3.5 Segment Descriptor Registers

The segment descriptor registers are not programmer visible, yet it is very useful to understand their content. Inside the Intel386 DX, a descriptor register (programmer invisible) is associated with each programmer-visible segment register, as shown by Figure 2-4. Each descriptor register holds a 32-bit segment base address, a 32-bit segment limit, and the other necessary segment attributes.

When a selector value is loaded into a segment register, the associated descriptor register is automatically updated with the correct information. In Real Address Mode, only the base address is updated directly (by shifting the selector value four bits to the left), since the segment maximum limit and attributes are fixed in Real Mode. In Protected Mode, the base address, the limit, and the attributes are all updated per the contents of the segment descriptor indexed by the selector.

Whenever a memory reference occurs, the segment descriptor register associated with the segment being used is automatically involved with the memory reference. The 32-bit segment base address becomes a component of the linear address calcula-

tion, the 32-bit limit is used for the limit-check operation, and the attributes are checked against the type of memory reference requested.

#### 2.3.6 Control Registers

The Intel386 DX has three control registers of 32 bits, CR0, CR2 and CR3, to hold machine state of a global nature (not specific to an individual task). These registers, along with System Address Registers described in the next section, hold machine state that affects all tasks in the system. To access the Control Registers, load and store instructions are defined.

# CR0: Machine Control Register (includes 80286 Machine Status Word)

CR0, shown in Figure 2-5, contains 6 defined bits for control and status purposes. The low-order 16 bits of CR0 are also known as the Machine Status Word, MSW, for compatibility with 80286 Protected Mode. LMSW and SMSW instructions are taken as special aliases of the load and store CR0 operations, where only the low-order 16 bits of CR0 are involved. For compatibility with 80286 operating systems the Intel386 DX LMSW instructions work in an identical fashion to the LMSW instruction on the 80286. (i.e. It only operates on the low-order 16-bits of CR0 and it ignores the new bits in CR0.) New Intel386 DX operating systems should use the MOV CR0, Reg instruction.

The defined CR0 bits are described below.

PG (Paging Enable, bit 31)

the PG bit is set to enable the on-chip paging unit. It is reset to disable the on-chip paging unit.

R (reserved, bit 4)

This bit is reserved by Intel. When loading CR0 care should be taken to not alter the value of this bit




Figure 2-5. Control Register 0

1



#### TS (Task Switched, bit 3)

TS is automatically set whenever a task switch operation is performed. If TS is set, a coprocessor ESCape opcode will cause a Coprocessor Not Available trap (exception 7). The trap handler typically saves the Intel387 DX coprocessor context belonging to a previous task, loads the Intel387 DX coprocessor state belonging to the current task, and clears the TS bit before returning to the faulting coprocessor opcode.

#### EM (Emulate Coprocessor, bit 2)

The EMulate coprocessor bit is set to cause all coprocessor opcodes to generate a Coprocessor Not Available fault (exception 7). It is reset to allow coprocessor opcodes to be executed on an actual Intel387 DX coprocessor (this is the default case after reset). Note that the WAIT opcode is not affected by the EM bit setting.

#### MP (Monitor Coprocessor, bit 1)

The MP bit is used in conjunction with the TS bit to determine if the WAIT opcode will generate a Coprocessor Not Available fault (exception 7) when TS = 1. When both MP = 1 and TS = 1, the WAIT opcode generates a trap. Otherwise, the WAIT opcode does not generate a trap. Note that TS is automatically set whenever a task switch operation is performed.

#### PE (Protection Enable, bit 0)

The PE bit is set to enable the Protected Mode. If PE is reset, the processor operates again in Real Mode. PE may be set by loading MSW or CRO. PE can be reset only by a load into CRO. Resetting the PE bit is typically part of a longer instruction sequence needed for proper transition from Protected Mode to Real Mode. Note that for strict 80286 compatibility, PE cannot be reset by the LMSW instruction.

#### CR1: reserved

CR1 is reserved for use in future Intel processors.

#### **CR2: Page Fault Linear Address**

CR2, shown in Figure 2-6, holds the 32-bit linear address that caused the last page fault detected. The

error code pushed onto the page fault handler's stack when it is invoked provides additional status information on this page fault.

#### CR3: Page Directory Base Address

CR3, shown in Figure 2-6, contains the physical base address of the page directory table. The Intel386 DX page directory table is always page-aligned (4 Kbyte-aligned). Therefore the lowest twelve bits of CR3 are ignored when written and they store as undefined.

A task switch through a TSS which changes the value in CR3, or an explicit load into CR3 with any value, will invalidate all cached page table entries in the paging unit cache. Note that if the value in CR3 does not change during the task switch, the cached page table entries are not flushed.

#### 2.3.7 System Address Registers

Four special registers are defined to reference the tables or segments supported by the 80286 CPU and Intel386 DX protection model. These tables or segments are:

GDT (Global Descriptor Table),

IDT (Interrupt Descriptor Table),

LDT (Local Descriptor Table),

TSS (Task State Segment).

The addresses of these tables and segments are stored in special registers, the System Address and System Segment Registers illustrated in Figure 2-7. These registers are named GDTR, IDTR, LDTR and TR, respectively. Section 4 **Protected Mode Architecture** describes the use of these registers.

#### **GDTR** and IDTR

These registers hold the 32-bit linear base address and 16-bit limit of the GDT and IDT, respectively.

The GDT and IDT segments, since they are global to all tasks in the system, are defined by 32-bit linear addresses (subject to page translation if paging is enabled) and 16-bit limit values.




Figure 2-6. Control Registers 2 and 3






Figure 2-7. System Address and System Segment Registers

#### LDTR and TR

These registers hold the 16-bit selector for the LDT descriptor and the TSS descriptor, respectively.

The LDT and TSS segments, since they are taskspecific segments, are defined by selector values stored in the system segment registers. Note that a segment descriptor register (programmer-invisible) is associated with each system segment register.

#### 2.3.8 Debug and Test Registers

**Debug Registers:** The six programmer accessible debug registers provide on-chip support for debugging. Debug Registers DR0-3 specify the four linear breakpoints. The Debug Control Register DR7 is used to set the breakpoints and the Debug Status Register DR6, displays the current state of the breakpoints. The use of the debug registers is described in section 2.12 **Debugging support.** 

DEBUG REGISTERS	Register
LINEAR BREAKPOINT ADDRESS 0	DR0
LINEAR BREAKPOINT ADDRESS 1	DR1
LINEAR BREAKPOINT ADDRESS 2	DR2
LINEAR BREAKPOINT ADDRESS 3	DR3
Intel reserved. Do not define.	DR4
Intel reserved. Do not define.	DR5
BREAKPOINT STATUS	DR6
BREAKPOINT CONTROL	DR7
TEST REGISTERS (FOR PAGE CACH 31 0	HE)
TEST CONTROL	TR6
TEST STATUS	TR7

Figure 2-8. Debug and Test Registers

Test Registers: Two registers are used to control the testing of the RAM/CAM (Content Addressable Memories) in the Translation Lookaside Buffer portion of the Intel386 DX. TR6 is the command test register, and TR7 is the data register which contains the data of the Translation Lookaside buffer test. Their use is discussed in section 2.11 Testability.

Figure 2-8 shows the Debug and Test registers.

#### 2.3.9 Register Accessibility

There are a few differences regarding the accessibility of the registers in Real and Protected Mode. Table 2-1 summarizes these differences. See Section 4 **Protected Mode Architecture** for further details.

## 2.3.10 Compatibility

# VERY IMPORTANT NOTE: COMPATIBILITY WITH FUTURE PROCESSORS

In the preceding register descriptions, note certain Intel386 DX register bits are Intel reserved. When reserved bits are called out, treat them as fully undefined. This is essential for your software compatibility with future processors! Follow the guidelines below:

- Do not depend on the states of any undefined bits when testing the values of defined register bits. Mask them out when testing.
- Do not depend on the states of any undefined bits when storing them to memory or another register.
- 3) Do not depend on the ability to retain information written into any undefined bits.
- When loading registers always load the undefined bits as zeros.



Table 2-1. Register Usage

Register	Use in Real Mode			se in ted Mode	Use in Virtual 8086 Mode		
	Load	Store	Load	Store	Load	Store	
General Registers	Yes	Yes	Yes	Yes	Yes	Yes	
Segment Registers	Yes	Yes	Yes	Yes	Yes	Yes	
Flag Register	Yes	Yes	Yes	Yes	IOPL*	IOPL*	
Control Registers	Yes	Yes	PL = 0	PL = 0	No	Yes	
GDTR	Yes	Yes	PL = 0	Yes	No	Yes	
IDTR	Yes	Yes	PL = 0	Yes	No	Yes	
LDTR	No	No	PL = 0	Yes	No	No	
TR: of beau ens area	No	No	PL = 0	Yes	No	No	
Debug Control	Yes	Yes	PL = 0	PL = 0	No	No	
Test Registers	Yes	Yes	PL = 0	PL = 0	No	No	

#### NOTES:

PL = 0: The registers can be accessed only when the current privilege level is zero.

\*IOPL: The PUSHF and POPF instructions are made I/O Privilege Level sensitive in Virtual 8086 Mode.

However, registers which have been previously stored may be reloaded without masking.

Depending upon the values of undefined register bits will make your software dependent upon the unspecified Intel386 DX handling of these bits. Depending on undefined values risks making your software incompatible with future processors that define usages for the Intel386 DX undefined bits. AVOID ANY SOFTWARE DEPENDENCE UPON THE STATE OF UNDEFINED Intel386 DX REGISTER BITS.

#### 2.4 INSTRUCTION SET

#### 2.4.1 Instruction Set Overview

The instruction set is divided into nine categories of operations:

Data Transfer

Arithmetic

Shift/Rotate

String Manipulation

Bit Manipulation

Control Transfer

High Level Language Support

Operating System Support

**Processor Control** 

These Intel386 DX instructions are listed in Table 2-2

All Intel386 DX instructions operate on either 0, 1, 2, or 3 operands; where an operand resides in a register, in the instruction itself, or in memory. Most zero operand instructions (e.g. CLI, STI) take only one byte. One operand instructions generally are two bytes long. The average instruction is 3.2 bytes long. Since the Intel386 DX has a 16-byte instruction queue, an average of 5 instructions will be prefetched. The use of two operands permits the following types of common instructions:

Register to Register Memory to Register Immediate to Register Register to Memory Immediate to Memory.

The operands can be either 8, 16, or 32 bits long. As a general rule, when executing code written for the Intel386 DX (32-bit code), operands are 8 or 32 bits; when executing existing 80286 or 8086 code (16-bit code), operands are 8 or 16 bits. Prefixes can be added to all instructions which override the default length of the operands, (i.e. use 32-bit operands for 16-bit code, or 16-bit operands for 32-bit code).

For a more elaborate description of the instruction set, refer to the *Intel386 DX Programmer's Reference Manual*.



CMC

STC

STD

#### 2.4.2 Intel386TM DX Instructions

Table 2-2a. Data Transfer				
GENERAL PURPOSE				
	Move operand			
	Push operand onto stack			

	GENERAL PURPUSE					
MOV	Move operand					
PUSH	Push operand onto stack					
POP Pop operand off stack						
PUSHA	Push all registers on stack					
POPA Pop all registers off stack						
XCHG	Exchange Operand, Register					
XLAT	Translate					
	CONVERSION					
MOVZX	Move byte or Word, Dword, with zero extension					
MOVSX	Move byte or Word, Dword, sign extended					
CBW	Convert byte to Word, or Word to Dword					
CWD	Convert Word to DWORD					
CWDE	Convert Word to DWORD extended					
CDQ	Convert DWORD to QWORD					
MARINE AND	INPUT/OUTPUT					
IN	Input operand from I/O space					
OUT	Output operand to I/O space					
	ADDRESS OBJECT					
LEA	Load effective address					
LDS	Load pointer into D segment register					
LES	Load pointer into E segment register					
LFS	Load pointer into F segment register					
LGS	Load pointer into G segment register					
LSS	Load pointer into S (Stack) segment register					
3	FLAG MANIPULATION					
LAHF	Load A register from Flags					
SAHF	Store A register in Flags					
PUSHF	Push flags onto stack					
POPF	Pop flags off stack					
PUSHFD	Push EFlags onto stack					
POPFD	Pop EFlags off stack					
CLC	Clear Carry Flag					
CLD	Clear Direction Flag					

Complement Carry Flag Set Carry Flag

Set Direction Flag

**Table 2-2b. Arithmetic Instructions** 

	ADDITION
ADD	Add operands
ADC	Add with carry
ADD Add operands ADC Add with carry INC Increment operand by 1 AAA ASCII adjust for addition DAA Decimal adjust for addition SUBTRACTION SUB Subtract operands SBB Subtract with borrow DEC Decrement operand by 1 NEG Negate operand CMP Compare operands DAS Decimal adjust for subtraction AAS ASCII Adjust for subtraction MULTIPLICATION MUL Integer multiply AAM ASCII adjust after multiply DIVISION DIV Divide unsigned IDIV Integer Divide AAD ASCII adjust before division Table 2-2c. String Instructions MOVS Move byte or Word, Dword strint INS Input string from I/O space OUTS Output string to I/O space CMPS Compare byte or Word, Dword strint LODS Load byte or Word, Dword strint STOS Store byte or Word, Dword strint STOS Store byte or Word, Dword strint STOS Store byte or Word, Dword strint	Increment operand by 1
AAA	ASCII adjust for addition
DAA	Decimal adjust for addition
	SUBTRACTION
SUB	Subtract operands
SBB	Subtract with borrow
DEC	Decrement operand by 1
NEG	Negate operand
CMP	Compare operands
DAS	Decimal adjust for subtraction
AAS	ASCII Adjust for subtraction
	MULTIPLICATION
MUL	Multiply Double/Single Precision
IMUL	Integer multiply
AAM	ASCII adjust after multiply
el	DIVISION
DIV	Divide unsigned
IDIV	Integer Divide
AAD	ASCII adjust before division
	Table 2-2c. String Instructions
MOVS	Move byte or Word, Dword string
INS	Input string from I/O space
OUTS	Output string to I/O space
CMPS	Compare byte or Word, Dword string
SCAS	Scan Byte or Word, Dword string
LODS	Load byte or Word, Dword string
STOS	Store byte or Word, Dword string
REP	Repeat
REPE/ REPZ	Repeat while equal/zero
RENE/ REPNZ	Repeat while not equal/not zero

#### Table 2-2d. Logical Instructions

LOGICALS			
NOT	"NOT" operands		
AND	"AND" operands		
OR	"Inclusive OR" operands		
XOR	"Exclusive OR" operands		
TEST	"Test" operands		



Table 2-2d. Logical Instructions (Continued)

	SHIFTS	
SHL/SHR	Shift logical left or right	dg/
SAL/SAR	Shift arithmetic left or right	00/
SHLD/ SHRD	Double shift left or right	
	ROTATES	nar
ROL/ROR	Rotate left/right	
RCL/RCR	Rotate through carry left/right	1211
Table :	2-2e. Bit Manipulation Instructions	3

SINGLE BIT INSTRUCTIONS			
BTS	Bit Test and Set		
BTR	Bit Test and Reset	240	
втс	Bit Test and Complement	SAA	
BSF	Bit Scan Forward		
BSR	Bit Scan Reverse	11.39.4	

#### **Table 2-2f. Program Control Instructions**

	CONDITIONAL TRANSFERS
SETCC	Set byte equal to condition code
JA/JNBE	Jump if above/not below nor equal
JAE/JNB	Jump if above or equal/not below
JB/JNAE	Jump if below/not above nor equal
JBE/JNA	Jump if below or equal/not above
JC	Jump if carry
JE/JZ	Jump if equal/zero
JG/JNLE	Jump if greater/not less nor equal
JGE/JNL	Jump if greater or equal/not less
JL/JNGE	Jump if less/not greater nor equal
JLE/JNG	Jump if less or equal/not greater
JNC	Jump if not carry
JNE/JNZ	Jump if not equal/not zero
JNO	Jump if not overflow
JNP/JPO	Jump if not parity/parity odd
JNS	Jump if not sign
JO	Jump if overflow
JP/JPE	Jump if parity/parity even
JS	Jump if Sign

Table 2-2f. Program Control Instructions
(Continued)

U	NCONDITIONAL TRANSFERS				
CALL Call procedure/task					
RET Return from procedure					
JMP	Jump				
	ITERATION CONTROLS				
LOOP	Loop				
LOOPE/ LOOPZ	Loop if equal/zero				
LOOPNE/ LOOPNZ	Loop if not equal/not zero				
JCXZ	JUMP if register CX = 0				
	INTERRUPTS				
INT	Interrupt				
INTO	Interrupt if overflow				
IRET	Return from Interrupt/Task				
CLI	Clear interrupt Enable				
STI	Set Interrupt Enable				

#### Table 2-2g. High Level Language Instructions

BOUND	Check Array Bounds
ENTER	Setup Parameter Block for Entering Procedure
LEAVE	Leave Procedure

#### Table 2-2h. Protection Model

SGDT	Store Global Descriptor Table
SIDT	Store Interrupt Descriptor Table
STR	Store Task Register
SLDT	Store Local Descriptor Table
LGDT	Load Global Descriptor Table
LIDT	Load Interrupt Descriptor Table
LTR	Load Task Register
LLDT	Load Local Descriptor Table
ARPL	Adjust Requested Privilege Level
LAR	Load Access Rights
LSL	Load Segment Limit
VERR/ VERW	Verify Segment for Reading or Writing
LMSW	Load Machine Status Word (lower 16 bits of CR0)
SMSW	Store Machine Status Word

#### **Table 2-2i. Processor Control Instructions**

HLT	Halt 98R nousenid 188	
WAIT	Wait until BUSY# negated	100
ESC	Escape	
LOCK	Lock Bus	HE



#### 2.5 ADDRESSING MODES

#### 2.5.1 Addressing Modes Overview

The Intel386 DX provides a total of 11 addressing modes for instructions to specify operands. The addressing modes are optimized to allow the efficient execution of high level languages such as C and FORTRAN, and they cover the vast majority of data references needed by high-level languages.

#### 2.5.2 Register and Immediate Modes

Two of the addressing modes provide for instructions that operate on register or immediate operands:

**Register Operand Mode:** The operand is located in one of the 8-, 16- or 32-bit general registers.

Immediate Operand Mode: The operand is included in the instruction as part of the opcode.

# 2.5.3 32-Bit Memory Addressing Modes

The remaining 9 modes provide a mechanism for specifying the effective address of an operand. The linear address consists of two components: the segment base address and an effective address. The effective address is calculated by using combinations of the following four address elements:

**DISPLACEMENT:** An 8-, or 32-bit immediate value, following the instruction.

**BASE:** The contents of any general purpose register. The base registers are generally used by compilers to point to the start of the local variable area.

**INDEX:** The contents of any general purpose register except for ESP. The index registers are used to access the elements of an array, or a string of characters.

**SCALE:** The index register's value can be multiplied by a scale factor, either 1, 2, 4 or 8. Scaled index mode is especially useful for accessing arrays or structures.

Combinations of these 4 components make up the 9 additional addressing modes. There is no performance penalty for using any of these addressing combinations, since the effective address calculation is pipelined with the execution of other instructions.

The one exception is the simultaneous use of Base and Index components which requires one additional clock.

As shown in Figure 2-9, the effective address (EA) of an operand is calculated according to the following formula.

EA = Base Reg + (Index Reg \* Scaling) + Displacement

Direct Mode: The operand's offset is contained as part of the instruction as an 8-, 16- or 32-bit displacement.

**EXAMPLE: INC Word PTR [500]** 

Register Indirect Mode: A BASE register contains the address of the operand. **EXAMPLE: MOV [ECX], EDX** 

Based Mode: A BASE register's contents is added to a DISPLACEMENT to form the operands offset. **EXAMPLE: MOV ECX, [EAX+24]** 

Index Mode: An INDEX register's contents is added to a DISPLACEMENT to form the operands offset. **EXAMPLE: ADD EAX, TABLE[ESI]** 

Scaled Index Mode: An INDEX register's contents is multiplied by a scaling factor which is added to a DISPLACEMENT to form the operands offset. **EXAMPLE: IMUL EBX. TABLE[ESI\*4].7** 

Based Index Mode: The contents of a BASE register is added to the contents of an INDEX register to form the effective address of an operand.

EXAMPLE: MOV EAX, [ESI] [EBX]

Based Scaled Index Mode: The contents of an IN-DEX register is multiplied by a SCALING factor and the result is added to the contents of a BASE register to obtain the operands offset. **EXAMPLE: MOV ECX, [EDX\*8] [EAX]** 

Based Index Mode with Displacement: The contents of an INDEX Register and a BASE register's contents and a DISPLACEMENT are all summed together to form the operand offset.

EXAMPLE: ADD EDX, [ESI] [EBP+00FFFF0H]

Based Scaled Index Mode with Displacement: The contents of an INDEX register are multiplied by a SCALING factor, the result is added to the contents of a BASE register and a DISPLACEMENT to form the operand's offset.

EXAMPLE: MOV EAX, LOCALTABLE[EDI\*4]
[EBP+80]






Figure 2-9. Addressing Mode Calculations

# 2.5.4 Differences Between 16 and 32 Bit Addresses

In order to provide software compatibility with the 80286 and the 8086, the Intel386 DX can execute 16-bit instructions in Real and Protected Modes. The processor determines the size of the instructions it is executing by examining the D bit in the CS segment Descriptor. If the D bit is 0 then all operand lengths and effective addresses are assumed to be 16 bits long. If the D bit is 1 then the default length for operands and addresses is 32 bits. In Real Mode the default size for operands and addresses is 16-bits.

Regardless of the default precision of the operands or addresses, the Intel386 DX is able to execute either 16 or 32-bit instructions. This is specified via the use of override prefixes. Two prefixes, the **Operand Size Prefix** and the **Address Length Prefix**, overtide the value of the D bit on an individual instruction basis. These prefixes are automatically added by Intel assemblers.

Example: The processor is executing in Real Mode and the programmer needs to access the EAX registers. The assembler code for this might be MOV EAX, 32-bit MEMORYOP, ASM386 Macro Assembler automatically determines that an Operand Size Prefix is needed and generates it.

Example: The D bit is 0, and the programmer wishes to use Scaled Index addressing mode to access an array. The Address Length Prefix allows the use of MOV DX, TABLE[ESI\*2]. The assembler uses an Address Length Prefix since, with D=0, the default addressing mode is 16-bits.

Example: The D bit is 1, and the program wants to store a 16-bit quantity. The Operand Length Prefix is used to specify only a 16-bit value; MOV MEM16, DX.

	16-Bit Addressing	32-Bit Addressing
BASE REGISTER	BX,BP	Any 32-bit GP Register
INDEX REGISTER	SI,DI	Any 32-bit GP Register Except ESP
SCALE FACTOR	none	1, 2, 4, 8
DISPLACEMENT	0, 8, 16 bits	0, 8, 32 bits

The OPERAND LENGTH and Address Length Prefixes can be applied separately or in combination to any instruction. The Address Length Prefix does not allow addresses over 64K bytes to be accessed in Real Mode. A memory address which exceeds FFFFH will result in a General Protection Fault. An Address Length Prefix only allows the use of the additional Intel386 DX addressing modes.

When executing 32-bit code, the Intel386 DX uses either 8-, or 32-bit displacements, and any register can be used as base or index registers. When executing 16-bit code, the displacements are either 8, or 16 bits, and the base and index register conform to the 80286 model. Table 2-3 illustrates the differences.

#### 2.6 DATA TYPES

The Intel386 DX supports all of the data types commonly used in high level languages:

Bit: A single bit quantity.

Bit Field: A group of up to 32 contiguous bits, which spans a maximum of four bytes.

Bit String: A set of contiguous bits, on the Intel386 DX bit strings can be up to 4 gigabits long.

Byte: A signed 8-bit quantity.

Unsigned Byte: An unsigned 8-bit quantity.

Integer (Word): A signed 16-bit quantity.

Long Integer (Double Word): A signed 32-bit quantity. All operations assume a 2's complement representation.

Unsigned Integer (Word): An unsigned 16-bit quantity.

Unsigned Long Integer (Double Word): An unsigned 32-bit quantity.

Signed Quad Word: A signed 64-bit quantity.

Unsigned Quad Word: An unsigned 64-bit quantity.

Offset: A 16- or 32-bit offset only quantity which indirectly references another memory location.

Pointer: A full pointer which consists of a 16-bit segment selector and either a 16- or 32-bit offset.

Char: A byte representation of an ASCII Alphanumeric or control character.

String: A contiguous sequence of bytes, words or dwords. A string may contain between 1 byte and 4 Gbytes.

BCD: A byte (unpacked) representation of decimal digits 0-9.

Packed BCD: A byte (packed) representation of two decimal digits 0-9 storing one digit in each nibble.

When the Intel386 DX is coupled with an Intel387 DX Numerics Coprocessor then the following common Floating Point types are supported.

Floating Point: A signed 32-, 64-, or 80-bit real number representation. Floating point numbers are supported by the Intel387 DX numerics coprocessor.

Figure 2-10 illustrates the data types supported by the Intel386 DX and the Intel387 DX numerics coprocessor.






Figure 2-10. Intel386™ DX Supported Data Types



#### 2.7 MEMORY ORGANIZATION

#### 2.7.1 Introduction

Memory on the Intel386 DX is divided up into 8-bit quantities (bytes), 16-bit quantities (words), and 32-bit quantities (dwords). Words are stored in two consecutive bytes in memory with the low-order byte at the lowest address, the high order byte at the high address. Dwords are stored in four consecutive bytes in memory with the low-order byte at the lowest address, the high-order byte at the highest address. The address of a word or dword is the byte address of the low-order byte.

In addition to these basic data types, the Intel386 DX supports two larger units of memory: pages and segments. Memory can be divided up into one or more variable length segments, which can be swapped to disk or shared between programs. Memory can also be organized into one or more 4K byte pages. Finally, both segmentation and paging can be combined, gaining the advantages of both systems. The Intel386 DX supports both pages and segments in order to provide maximum flexibility to the system designer. Segmentation and paging are complementary. Segmentation is useful for organizing memory in logical modules, and as such is a tool for the application programmer, while pages are useful for the system programmer for managing the physical memory of a system.

#### 2.7.2 Address Spaces

The Intel386 DX has three distinct address spaces: logical, linear, and physical. A logical address

(also known as a **virtual** address) consists of a selector and an offset. A selector is the contents of a segment register. An offset is formed by summing all of the addressing components (BASE, INDEX, DIS-PLACEMENT) discussed in section 2.5.3 **Memory Addressing Modes** into an effective address. Since each task on Intel386 DX has a maximum of 16K (2<sup>14</sup> – 1) selectors, and offsets can be 4 gigabytes, (2<sup>32</sup> bits) this gives a total of 2<sup>46</sup> bits or 64 terabytes of **logical** address space per task. The programmer sees this virtual address space.

The segmentation unit translates the logical address space into a 32-bit linear address space. If the paging unit is not enabled then the 32-bit linear address corresponds to the physical address. The paging unit translates the linear address space into the physical address space. The physical address is what appears on the address pins.

The primary difference between Real Mode and Protected Mode is how the segmentation unit performs the translation of the **logical** address into the **linear** address. In Real Mode, the segmentation unit shifts the selector left four bits and adds the result to the offset to form the **linear** address. While in Protected Mode every selector has a **linear** base address associated with it. The **linear** base address is stored in one of two operating system tables (i.e. the Local Descriptor Table or Global Descriptor Table). The selector's **linear** base address is added to the offset to form the final **linear** address.

Figure 2-11 shows the relationship between the various address spaces.




Figure 2-11. Address Translation



#### 2.7.3 Segment Register Usage

The main data structure used to organize memory is the segment. On the Intel386 DX, segments are variable sized blocks of linear addresses which have certain attributes associated with them. There are two main types of segments: code and data, the segments are of variable size and can be as small as 1 byte or as large as 4 gigabytes (2<sup>32</sup> bytes).

In order to provide compact instruction encoding, and increase processor performance, instructions do not need to explicitly specify which segment register is used. A default segment register is automatically chosen according to the rules of Table 2-4 (Segment Register Selection Rules). In general, data references use the selector contained in the DS register; Stack references use the SS register and Instruction fetches use the CS register. The contents of the Instruction Pointer provides the offset. Special segment override prefixes allow the explicit use of a given segment register, and override the implicit rules listed in Table 2-4. The override prefixes also allow the use of the ES, FS and GS segment registers

There are no restrictions regarding the overlapping of the base addresses of any segments. Thus, all 6 segments could have the base address set to zero and create a system with a four gigabyte linear address space. This creates a system where the virtual address space is the same as the linear address space. Further details of segmentation are discussed in section 4.1.

#### 2.8 I/O SPACE

The Intel386 DX has two distinct physical address spaces: Memory and I/O. Generally, peripherals are placed in I/O space although the Intel386 DX also supports memory-mapped peripherals. The I/O space consists of 64K bytes, it can be divided into 64K 8-bit ports, 32K 16-bit ports, or 16K 32-bit ports, or any combination of ports which add up to less than 64K bytes. The 64K I/O address space refers to physical memory rather than linear address since I/O instructions do not go through the segmentation or paging hardware. The M/IO# pin acts as an additional address line thus allowing the system designer to easily determine which address space the processor is accessing.

**Table 2-4. Segment Register Selection Rules** 

Type of Memory Reference	Implied (Default) Segment Use	Segment Override Prefixes Possible
Code Fetch	CS	None
Destination of PUSH, PUSHF, INT, CALL, PUSHA Instructions	SS	None
Source of POP, POPA, POPF, IRET, RET instructions	SS	None
Destination of STOS, MOVS, REP STOS, REP MOVS Instructions (DI is Base Register)	ES	None
Other Data References, with Effective Address Using Base Register of:  [EAX] [EBX] [ECX] [EDX] [ESI] [EDI] [EBP] [ESP]	DS DS DS DS DS DS SS	DS,CS,SS,ES,FS,GS DS,CS,SS,ES,FS,GS DS,CS,SS,ES,FS,GS DS,CS,SS,ES,FS,GS DS,CS,SS,ES,FS,GS DS,CS,SS,ES,FS,GS DS,CS,SS,ES,FS,GS



The I/O ports are accessed via the IN and OUT I/O instructions, with the port address supplied as an immediate 8-bit constant in the instruction or in the DX register. All 8- and 16-bit port addresses are zero extended on the upper address lines. The I/O instructions cause the M/IO# pin to be driven low.

I/O port addresses 00F8H through 00FFH are reserved for use by Intel.

#### 2.9 INTERRUPTS

#### 2.9.1 Interrupts and Exceptions

Interrupts and exceptions alter the normal program flow, in order to handle external events, to report errors or exceptional conditions. The difference between interrupts and exceptions is that interrupts are used to handle asynchronous external events while exceptions handle instruction faults. Although a program can generate a software interrupt via an INT N instruction, the processor treats software interrupts as exceptions.

Hardware interrupts occur as the result of an external event and are classified into two types: maskable or non-maskable. Interrupts are serviced after the execution of the current instruction. After the interrupt handler is finished servicing the interrupt, execution proceeds with the instruction immediately after the interrupted instruction. Sections 2.9.3 and 2.9.4 discuss the differences between Maskable and Non-Maskable interrupts.

Exceptions are classified as faults, traps, or aborts depending on the way they are reported, and whether or not restart of the instruction causing the exception is supported. Faults are exceptions that are detected and serviced before the execution of the faulting instruction. A fault would occur in a virtual memory system, when the processor referenced a page or a segment which was not present. The operating system would fetch the page or segment from disk, and then the Intel386 DX would restart the instruction. Traps are exceptions that are reported immediately after the execution of the instruction which caused the problem. User defined interrupts are examples of traps. Aborts are exceptions which do not permit the precise location of the instruction causing the exception to be determined. Aborts are used to report severe errors, such as a hardware error, or illegal values in system tables.

Thus, when an interrupt service routine has been completed, execution proceeds from the instruction

immediately following the interrupted instruction. On the other hand, the return address from an exception fault routine will always point at the instruction causing the exception and include any leading instruction prefixes. Table 2-5 summarizes the possible interrupts for the Intel386 DX and shows where the return address points.

The Intel386 DX has the ability to handle up to 256 different interrupts/exceptions. In order to service the interrupts, a table with up to 256 interrupt vectors must be defined. The interrupt vectors are simply pointers to the appropriate interrupt service routine. In Real Mode (see section 3.1), the vectors are 4 byte quantities, a Code Segment plus a 16-bit offset; in Protected Mode, the interrupt vectors are 8 byte quantities, which are put in an Interrupt Descriptor Table (see section 4.1). Of the 256 possible interrupts, 32 are reserved for use by Intel, the remaining 224 are free to be used by the system designer.

#### 2.9.2 Interrupt Processing

When an interrupt occurs the following actions happen. First, the current program address and the Flags are saved on the stack to allow resumption of the interrupted program. Next, an 8-bit vector is supplied to the Intel386 DX which identifies the appropriate entry in the interrupt table. The table contains the starting address of the interrupt service routine. Then, the user supplied interrupt service routine is executed. Finally, when an IRET instruction is executed the old processor state is restored and program execution resumes at the appropriate instruction.

The 8-bit interrupt vector is supplied to the Intel386 DX in several different ways: exceptions supply the interrupt vector internally; software INT instructions contain or imply the vector; maskable hardware interrupts supply the 8-bit vector via the interrupt acknowledge bus sequence. Non-Maskable hardware interrupts are assigned to interrupt vector 2.

#### 2.9.3 Maskable Interrupt

Maskable interrupts are the most common way used by the Intel386 DX to respond to asynchronous external hardware events. A hardware interrupt occurs when the INTR is pulled high and the Interrupt Flag bit (IF) is enabled. The processor only responds to interrupts between instructions, (REPeat String instructions, have an "interrupt window", between memory moves, which allows interrupts during long



**Table 2-5. Interrupt Vector Assignments** 

Function I I I I I I I I I I I I I I I I I I I	Interrupt Number	Instruction Which Can Cause Exception	Return Address Points to Faulting Instruction	Туре	
Divide Error	0	DIV, IDIV	YES	FAULT	
Debug Exception	al XCI assi	any instruction	YES	TRAP*	
NMI Interrupt	2	INT 2 or NMI	NO	NMI	
One Byte Interrupt	3	INT	NO	TRAP	
Interrupt on Overflow	4 889	INTO	NO	TRAP	
Array Bounds Check	5	BOUND	YES	FAULT	
Invalid OP-Code	6	Any Illegal Instruction	YES	FAULT	
Device Not Available	7 (2)	ESC, WAIT	YES	FAULT	
Double Fault	8 18	Any Instruction That Can Generate an Exception	exceptional conditional insults and exception asynchronol	ABORT	
Coprocessor Segment Overrun	9	ESC -org a riguorità attent r	NO	ABORT	
Invalid TSS	10	JMP, CALL, IRET, INT	YES	FAULT	
Segment Not Present	Japa <b>11</b> dral c	Segment Register Instructions	YES	FAULT	
Stack Fault	12	Stack References	YES	FAULT	
General Protection Fault	13	Any Memory Reference	YES	FAULT	
Intel Reserved	15	a state -term art of A for inch	estimate authorized in a	anituness	
Page Fault	14	Any Memory Access or Code Fetch	THE STATE OF THE S	FAULT	
Coprocessor Error	16	ESC, WAIT	YES	FAULT	
Intel Reserved	17-31	between Maskable and 11 cuted ti	sepriereffib ant sau	build 1.0.5	
Two Byte Interrupt	0-255	INT n	NO	TRAP	

<sup>\*</sup> Some debug exceptions may report both traps on the previous instruction, and faults on the next instruction.

string moves). When an interrupt occurs the processor reads an 8-bit vector supplied by the hardware which identifies the source of the interrupt, (one of 224 user defined interrupts). The exact nature of the interrupt sequence is discussed in section 5.

The IF bit in the EFLAG registers is reset when an interrupt is being serviced. This effectively disables servicing additional interrupts during an interrupt service routine. However, the IF may be set explicitly by the interrupt handler, to allow the nesting of interrupts. When an IRET instruction is executed the original state of the IF is restored.

# 2.9.4 Non-Maskable Interrupt

Non-maskable interrupts provide a method of servicing very high priority interrupts. A common example of the use of a non-maskable interrupt (NMI) would be to activate a power failure routine. When the NMI

input is pulled high it causes an interrupt with an internally supplied vector value of 2. Unlike a normal hardware interrupt, no interrupt acknowledgment sequence is performed for an NMI.

While executing the NMI servicing procedure, the Intel386 DX will not service further NMI requests, until an interrupt return (IRET) instruction is executed or the processor is reset. If NMI occurs while currently servicing an NMI, its presence will be saved for servicing after executing the first IRET instruction. The IF bit is cleared at the beginning of an NMI interrupt to inhibit further INTR interrupts.

## 2.9.5 Software Interrupts

A third type of interrupt/exception for the Intel386 DX is the software interrupt. An INT n instruction causes the processor to execute the interrupt service routine pointed to by the nth vector in the interrupt table.



A special case of the two byte software interrupt INT n is the one byte INT 3, or breakpoint interrupt. By inserting this one byte instruction in a program, the user can set breakpoints in his program as a debugging tool.

A final type of software interrupt, is the single step interrupt. It is discussed in section 2.12.

# 2.9.6 Interrupt and Exception Priorities

Interrupts are externally-generated events. Maskable Interrupts (on the INTR input) and Non-Maskable Interrupts (on the NMI input) are recognized at instruction boundaries. When NMI and maskable INTR are **both** recognized at the **same** instruction boundary, the Intel386 DX invokes the NMI service routine first. If, after the NMI service routine has been invoked, maskable interrupts are still enabled, then the Intel386 DX will invoke the appropriate interrupt service routine.

Table 2-6a. Intel386<sup>TM</sup> DX Priority for Invoking Service Routines in Case of Simultaneous External Interrupts

1. NMI 2. INTR

Exceptions are internally-generated events. Exceptions are detected by the Intel386 DX if, in the course of executing an instruction, the Intel386 DX detects a problematic condition. The Intel386 DX then immediately invokes the appropriate exception service routine. The state of the Intel386 DX is such that the instruction causing the exception can be restarted. If the exception service routine has taken care of the problematic condition, the instruction will execute without causing the same exception.

It is possible for a single instruction to generate several exceptions (for example, transferring a single operand could generate two page faults if the operand location spans two "not present" pages). However, only one exception is generated upon each attempt to execute the instruction. Each exception service routine should correct its corresponding exception, and restart the instruction. In this manner, exceptions are serviced until the instruction executes successfully.

As the Intel386 DX executes instructions, it follows a consistent cycle in checking for exceptions, as shown in Table 2-6b. This cycle is repeated

as each instruction is executed, and occurs in parallel with instruction decoding and execution.

### Table 2-6b. Sequence of Exception Checking

Consider the case of the Intel386 DX having just completed an instruction. It then performs the following checks before reaching the point where the next instruction is completed:

- Check for Exception 1 Traps from the instruction just completed (single-step via Trap Flag, or Data Breakpoints set in the Debug Registers).
- Check for Exception 1 Faults in the next instruction (Instruction Execution Breakpoint set in the Debug Registers for the next instruction).
- 3. Check for external NMI and INTR.
- Check for Segmentation Faults that prevented fetching the entire next instruction (exceptions 11 or 13).
- Check for Page Faults that prevented fetching the entire next instruction (exception 14).
- 6. Check for Faults decoding the next instruction (exception 6 if illegal opcode; exception 6 if in Real Mode or in Virtual 8086 Mode and attempting to execute an instruction for Protected Mode only (see 4.6.4); or exception 13 if instruction is longer than 15 bytes, or privilege violation in Protected Mode (i.e. not at IOPL or at CPL = 0).
- If WAIT opcode, check if TS=1 and MP=1 (exception 7 if both are 1).
- If ESCAPE opcode for numeric coprocessor, check if EM = 1 or TS = 1 (exception 7 if either are 1)
- If WAIT opcode or ESCAPE opcode for numeric coprocessor, check ERROR# input signal (exception 16 if ERROR# input is asserted).
- 10. Check in the following order for each memory reference required by the instruction:
  - a. Check for Segmentation Faults that prevent transferring the entire memory quantity (exceptions 11, 12, 13).
  - b. Check for Page Faults that prevent transferring the entire memory quantity (exception 14).

Note that the order stated supports the concept of the paging mechanism being "underneath" the segmentation mechanism. Therefore, for any given code or data reference in memory, segmentation exceptions are generated before paging exceptions are generated.



### 2.9.7 Instruction Restart

The Intel386 DX fully supports restarting all instructions after faults. If an exception is detected in the instruction to be executed (exception categories 4 through 10 in Table 2-6b), the Intel386 DX invokes the appropriate exception service routine. The Intel386 DX is in a state that permits restart of the instruction, for all cases but those in Table 2-6c. Note that all such cases are easily avoided by proper design of the operating system.

## Table 2-6c. Conditions Preventing Instruction Restart

- A. An instruction causes a task switch to a task whose Task State Segment is **partially** "not present". (An entirely "not present" TSS is restartable.) Partially present TSS's can be avoided either by keeping the TSS's of such tasks present in memory, or by aligning TSS segments to reside entirely within a single 4K page (for TSS segments of 4K bytes or less).
- B. A coprocessor operand wraps around the top of a 64K-byte segment or a 4G-byte segment, and spans three pages, and the page holding the middle portion of the operand is "not present." This condition can be avoided by starting at a page boundary any segments containing coprocessor operands if the segments are approximately 64K-200 bytes or larger (i.e. large enough for wraparound of the coprocessor operand to possibly occur).

Note that these conditions are avoided by using the operating system designs mentioned in this table.

## 2.9.8 Double Fault

A Double Fault (exception 8) results when the processor attempts to invoke an exception service routine for the segment exceptions (10, 11, 12 or 13), but in the process of doing so, detects an exception other than a Page Fault (exception 14).

A Double Fault (exception 8) will also be generated when the processor attempts to invoke the Page Fault (exception 14) service routine, and detects an exception other than a second Page Fault. In any functional system, the entire Page Fault service routine must remain "present" in memory.

Double page faults however do not raise the double fault exception. If a second page fault occurs while the processor is attempting to enter the service routine for the first time, then the processor will invoke

the page fault (exception 14) handler a second time, rather than the double fault (exception 8) handler. A subsequent fault, though, will lead to shutdown.

When a Double Fault occurs, the Intel386 DX invokes the exception service routine for exception 8.

## 2.10 RESET AND INITIALIZATION

When the processor is initialized or Reset the registers have the values shown in Table 2-7. The Intel386 DX will then start executing instructions near the top of physical memory, at location FFFFFFOH. When the first InterSegment Jump or Call is executed, address lines A20-31 will drop low for CS-relative memory cycles, and the Intel386 DX will only execute instructions in the lower one megabyte of physical memory. This allows the system designer to use a ROM at the top of physical memory to initialize the system and take care of Resets.

RESET forces the Intel386 DX to terminate all execution and local bus activity. No instruction execution or bus activity will occur as long as Reset is active. Between 350 and 450 CLK2 periods after Reset becomes inactive the Intel386 DX will start executing instructions at the top of physical memory.

Table 2-7. Register Values after Reset

Flag Word	UUUU0002H	Note 1
Machine Status Word (CR0)	ИОИИИИИИ	Note 2
Instruction Pointer	0000FFF0H	
Code Segment	F000H	Note 3
Data Segment	000011	
Stack Segment	000011	
Extra Segment (ES)	0000H	
Extra Segment (FS)	0000H	
Extra Segment (GS)	0000H	
DX register	component	and
The state of the s	stepping ID	Note 5
All other registers	undefined	Note 4

#### NOTES

- 1. EFLAG Register. The upper 14 bits of the EFLAGS register are undefined, VM (Bit 17) and RF (BIT) 16 are 0 as are all other defined flag bits.
- CR0: (Machine Status Word). All of the defined fields in the CR0 are 0 (PG Bit 31, TS Bit 3, EM Bit 2, MP Bit 1, and PE Bit 0).
- 3. The Code Segment Register (CS) will have its Base Address set to FFFF0000H and Limit set to 0FFFFH.
- 4. All undefined bits are Intel Reserved and should not be used.
- 5. DX register always holds component and stepping identifier (see 5.7). EAX register holds self-test signature if self-test was requested (see 5.6).



## 2.11 TESTABILITY

## 2.11.1 Self-Test

The Intel386 DX has the capability to perform a self-test. The self-test checks the function of all of the Control ROM and most of the non-random logic of the part. Approximately one-half of the Intel386 DX can be tested during self-test.

Self-Test is initiated on the Intel386 DX when the RESET pin transitions from HIGH to LOW, and the BUSY# pin is low. The self-test takes about 2\*\*19 clocks, or approximately 26 milliseconds with a 20 MHz Intel386 DX. At the completion of self-test the processor performs reset and begins normal operation. The part has successfully passed self-test if the contents of the EAX register are zero (0). If the results of EAX are not zero then the self-test has detected a flaw in the part.

# 2.11.2 TLB Testing

The Intel386 DX provides a mechanism for testing the Translation Lookaside Buffer (TLB) if desired. This particular mechanism is unique to the Intel386 DX and may not be continued in the same way in future processors. When testing the TLB paging must be turned off (PG = 0 in CR0) to enable the TLB testing hardware and avoid interference with the test data being written to the TLB.

There are two TLB testing operations: 1) write entries into the TLB, and, 2) perform TLB lookups. Two Test Registers, shown in Figure 2-12, are provided for the purpose of testing. TR6 is the "test command register", and TR7 is the "test data register". The fields within these registers are defined below.

C: This is the command bit. For a write into TR6 to cause an immediate write into the TLB entry, write a 0 to this bit. For a write into TR6 to cause an immediate TLB lookup, write a 1 to this bit.

Linear Address: This is the tag field of the TLB. On a TLB write, a TLB entry is allocated to this linear address and the rest of that TLB entry is set per the value of TR7 and the value just written into TR6. On a TLB lookup, the TLB is interrogated per this value and if one and only one TLB entry matches, the rest of the fields of TR6 and TR7 are set from the matching TLB entry.

Physical Address: This is the data field of the TLB. On a write to the TLB, the TLB entry allocated to the linear address in TR6 is set to this value. On a TLB lookup, the data field (physical address) from the TLB is read out to here.

**PL:** On a TLB write, PL=1 causes the REP field of TR7 to select which of four associative blocks of the TLB is to be written, but PL=0 allows the internal pointer in the paging unit to select which TLB block is written. On a TLB lookup, the PL bit indicates whether the lookup was a hit (PL gets set to 1) or a miss (PL gets reset to 0).

V: The valid bit for this TLB entry. All valid bits can also be cleared by writing to CR3.

D, D#: The dirty bit for/from the TLB entry.

U, U#: The user bit for/from the TLB entry.

W, W#: The writable bit for/from the TLB entry.

For D, U and W, both the attribute and its complement are provided as tag bits, to permit the option of a "don't care" on TLB lookups. The meaning of these pairs of bits is given in the following table:

X	<b>X</b> #	Effect During TLB Lookup	Value of Bit X after TLB Write
0	0	Miss All	Bit X Becomes Undefined
0	1	Match if $X = 0$	Bit X Becomes 0
1	0	Match if X = 1	Bit X Becomes 1
1	1	Match all	Bit X Becomes Undefined

For writing a TLB entry:

- Write TR7 for the desired physical address, PL and REP values.
- Write TR6 with the appropriate linear address, etc. (be sure to write C = 0 for "write" command).

For looking up (reading) a TLB entry:

- 1. Write TR6 with the appropriate linear address (be sure to write C=1 for "lookup" command).
- Read TR7 and TR6. If the PL bit in TR7 indicates a hit, then the other values reveal the TLB contents. If PL indicates a miss, then the other values in TR7 and TR6 are indeterminate.

#### 2.12 DEBUGGING SUPPORT

The Intel386 DX provides several features which simplify the debugging process. The three categories of on-chip debugging aids are:

- 1) the code execution breakpoint opcode (0CCH),
- the single-step capability provided by the TF bit in the flag register, and
- 3) the code and data breakpoint capability provided by the Debug Registers DR0-3, DR6, and DR7.






Figure 2-12. Test Registers

# 2.12.1 Breakpoint Instruction

A single-byte-opcode breakpoint instruction is available for use by software debuggers. The breakpoint opcode is 0CCh, and generates an exception 3 trap when executed. In typical use, a debugger program can "plant" the breakpoint instruction at all desired code execution breakpoints. The single-byte breakpoint opcode is an alias for the two-byte general software interrupt instruction, INT n, where n=3. The only difference between INT 3 (0CCh) and INT n is that INT 3 is never IOPL-sensitive but INT n is IOPL-sensitive in Protected Mode and Virtual 8086 Mode.

# 2.12.2 Single-Step Trap

If the single-step flag (TF, bit 8) in the EFLAG register is found to be set at the end of an instruction, a single-step exception occurs. The single-step exception is auto vectored to exception number 1. Precisely, exception 1 occurs as a trap after the instruction following the instruction which set TF. In typical practice, a debugger sets the TF bit of a flag register image on the debugger's stack. It then typically transfers control to the user program and loads the flag image with a signal instruction, the IRET instruction. The single-step trap occurs after executing one instruction of the user program.

Since the exception 1 occurs as a trap (that is, it occurs after the instruction has already executed), the CS:EIP pushed onto the debugger's stack points to the next unexecuted instruction of the program being debugged. An exception 1 handler, merely by ending with an IRET instruction, can therefore efficiently support single-stepping through a user program.

## 2.12.3 Debug Registers

The Debug Registers are an advanced debugging feature of the Intel386 DX. They allow data access breakpoints as well as code execution breakpoints. Since the breakpoints are indicated by on-chip registers, an instruction execution breakpoint can be

placed in ROM code or in code shared by several tasks, neither of which can be supported by the INT3 breakpoint opcode.

The Intel386 DX contains six Debug Registers, providing the ability to specify up to four distinct breakpoints addresses, breakpoint control options, and read breakpoint status. Initially after reset, breakpoints are in the disabled state. Therefore, no breakpoints will occur unless the debug registers are programmed. Breakpoints set up in the Debug Registers are autovectored to exception number 1.

### 2.12.3.1 LINEAR ADDRESS BREAKPOINT REGISTERS (DR0-DR3)

Up to four breakpoint addresses can be specified by writing into Debug Registers DR0-DR3, shown in Figure 2-13. The breakpoint addresses specified are 32-bit linear addresses. Intel386 DX hardware continuously compares the linear breakpoint addresses in DR0-DR3 with the linear addresses generated by executing software (a linear address is the result of computing the effective address and adding the 32-bit segment base address). Note that if paging is not enabled the linear address equals the physical address. If paging is enabled, the linear address is translated to a physical 32-bit address by the onchip paging unit. Regardless of whether paging is enabled or not, however, the breakpoint registers hold linear addresses.

#### 2.12.3.2 DEBUG CONTROL REGISTER (DR7)

A Debug Control Register, DR7 shown in Figure 2-13, allows several debug control functions such as enabling the breakpoints and setting up other control options for the breakpoints. The fields within the Debug Control Register, DR7, are as follows:

LENi (breakpoint length specification bits)

A 2-bit LEN field exists for each of the four breakpoints. LEN specifies the length of the associated breakpoint field. The choices for data breakpoints are: 1 byte, 2 bytes, and 4 bytes. Instruction execu-







Figure 2-13. Debug Registers

tion breakpoints must have a length of 1 (LENi = 00). Encoding of the LENi field is as follows:

LENi Encoding	Breakpoint Field Width	Usage of Least Significant Bits in Breakpoint Address Register i, (i = 0 - 3)
00	1 byte	All 32-bits used to specify a single-byte breakpoint field.
	2 bytes	A1-A31 used to specify a two-byte, word-aligned breakpoint field. A0 in Breakpoint Address Register is not used.
10 grand	Undefined— do not use this encoding	re Intel386 DX GE bit witch. The GE bit suppleted that Is to remain o
11 -la ena alnik exact data (local)		A2-A31 used to specify a four-byte, dword-aligned breakpoint field. A0 and A1 in Breakpoint Address Register are not used.

The LENi field controls the size of breakpoint field i by controlling whether all low-order linear address bits in the breakpoint address register are used to detect the breakpoint event. Therefore, all breakpoint fields are aligned; 2-byte breakpoint fields begin on Word boundaries, and 4-byte breakpoint fields begin on Dword boundaries.

The following is an example of various size breakpoint fields. Assume the breakpoint linear address in DR2 is 00000005H. In that situation, the following illustration indicates the region of the breakpoint field for lengths of 1, 2, or 4 bytes.





RWi (memory access qualifier bits)

A 2-bit RW field exists for each of the four breakpoints. The 2-bit RW field specifies the type of usage which must occur in order to activate the associated breakpoint.

RW Encoding	Usage Causing Breakpoint
00	Instruction execution only
01	Data writes only
10	Undefined—do not use this encoding Data reads and writes only

RW encoding 00 is used to set up an instruction execution breakpoint. RW encodings 01 or 11 are used to set up write-only or read/write data breakpoints.

Note that instruction execution breakpoints are taken as faults (i.e. before the instruction executes), but data breakpoints are taken as traps (i.e. after the data transfer takes place).

Using LENi and RWi to Set Data Breakpoint i

A data breakpoint can be set up by writing the linear address into DRi (i = 0-3). For data breakpoints, RWi can = 01 (write-only) or 11 (write/read). LEN can = 00, 01, or 11.

If a data access entirely or partly falls within the data breakpoint field, the data breakpoint condition has occurred, and if the breakpoint is enabled, an exception 1 trap will occur.

Using LENi and RWi to Set Instruction Execution Breakpoint i

An instruction execution breakpoint can be set up by writing address of the beginning of the instruction (including prefixes if any) into DRi (i = 0-3). RWi must = 00 and LEN must = 00 for instruction execution breakpoints.

If the instruction beginning at the breakpoint address is about to be executed, the instruction execution breakpoint condition has occurred, and if the breakpoint is enabled, an exception 1 fault will occur before the instruction is executed.

Note that an instruction execution breakpoint address must be equal to the **beginning** byte address of an instruction (including prefixes) in order for the instruction execution breakpoint to occur.

GD (Global Debug Register access detect)

The Debug Registers can only be accessed in Real Mode or at privilege level 0 in Protected Mode. The

GD bit, when set, provides extra protection against any Debug Register access even in Real Mode or at privilege level 0 in Protected Mode. This additional protection feature is provided to guarantee that a software debugger (or ICETM-386) can have full control over the Debug Register resources when required. The GD bit, when set, causes an exception 1 fault if an instruction attempts to read or write any Debug Register. The GD bit is then automatically cleared when the exception 1 handler is invoked, allowing the exception 1 handler free access to the debug registers.

GE and LE (Exact data breakpoint match, global and local)

If either GE or LE is set, any data breakpoint trap will be reported exactly after completion of the instruction that caused the operand transfer. Exact reporting is provided by forcing the Intel386 DX execution unit to wait for completion of data operand transfers before beginning execution of the next instruction.

If exact data breakpoint match is not selected, data breakpoints may not be reported until several instructions later or may not be reported at all. When enabling a data breakpoint, it is therefore recommended to enable the exact data breakpoint match.

When the Intel386 DX performs a task switch, the LE bit is cleared. Thus, the LE bit supports fast task switching out of tasks, that have enabled the exact data breakpoint match for their task-local breakpoints. The LE bit is cleared by the processor during a task switch, to avoid having exact data breakpoint match enabled in the new task. Note that exact data breakpoint match must be re-enabled under software control.

The Intel386 DX GE bit is unaffected during a task switch. The GE bit supports exact data breakpoint match that is to remain enabled during all tasks executing in the system.

Note that **instruction execution** breakpoints are always reported exactly, whether or not exact data breakpoint match is selected.

Gi and Li (breakpoint enable, global and local)

If either Gi or Li is set then the associated breakpoint (as defined by the linear address in DRi, the length in LENi and the usage criteria in RWi) is enabled. If either Gi or Li is set, and the Intel386 DX detects the ith breakpoint condition, then the exception 1 handler is invoked.

When the Intel386 DX performs a task switch to a new Task State Segment (TSS), all Li bits are cleared. Thus, the Li bits support fast task switching out of tasks that use some task-local breakpoint





registers. The Li bits are cleared by the processor during a task switch, to avoid spurious exceptions in the new task. Note that the breakpoints must be reenabled under software control.

All Intel386 DX Gi bits are unaffected during a task switch. The Gi bits support breakpoints that are active in all tasks executing in the system.

## 2.12.3.3 DEBUG STATUS REGISTER (DR6)

A Debug Status Register, DR6 shown in Figure 2-13, allows the exception 1 handler to easily determine why it was invoked. Note the exception 1 handler can be invoked as a result of one of several events:

- 1) DR0 Breakpoint fault/trap.
- 2) DR1 Breakpoint fault/trap.
- 3) DR2 Breakpoint fault/trap.
- 4) DR3 Breakpoint fault/trap.
- 5) Single-step (TF) trap.
- 6) Task switch trap.
- Fault due to attempted debug register access when GD=1.

The Debug Status Register contains single-bit flags for each of the possible events invoking exception 1. Note below that some of these events are faults (exception taken before the instruction is executed), while other events are traps (exception taken after the debug events occurred).

The flags in DR6 are set by the hardware but never cleared by hardware. Exception 1 handler software should clear DR6 before returning to the user program to avoid future confusion in identifying the source of exception 1.

The fields within the Debug Status Register, DR6, are as follows:

Bi (debug fault/trap due to breakpoint 0-3)

Four breakpoint indicator flags, B0-B3, correspond one-to-one with the breakpoint registers in DR0-DR3. A flag Bi is set when the condition described by DRi, LENi, and RWi occurs.

If Gi or Li is set, and if the ith breakpoint is detected, the processor will invoke the exception 1 handler. The exception is handled as a fault if an instruction execution breakpoint occurred, or as a trap if a data breakpoint occurred.

IMPORTANT NOTE: A flag Bi is set whenever the hardware detects a match condition on enabled breakpoint i. Whenever a match is detected on at least one enabled breakpoint i, the hardware imme-

diately sets all Bi bits corresponding to breakpoint conditions matching at that instant, whether enabled or not. Therefore, the exception 1 handler may see that multiple Bi bits are set, but only set Bi bits corresponding to enabled breakpoints (Li or Gi set) are true indications of why the exception 1 handler was invoked.

BD (debug fault due to attempted register access when GD bit set)

This bit is set if the exception 1 handler was invoked due to an instruction attempting to read or write to the debug registers when GD bit was set. If such an event occurs, then the GD bit is automatically cleared when the exception 1 handler is invoked, allowing handler access to the debug registers.

BS (debug trap due to single-step)

This bit is set if the exception 1 handler was invoked due to the TF bit in the flag register being set (for single-stepping). See section 2.12.2.

BT (debug trap due to task switch)

This bit is set if the exception 1 handler was invoked due to a task switch occurring to a task having an Intel386 DX TSS with the T bit set. (See Figure 4-15a). Note the task switch into the new task occurs normally, but before the first instruction of the task is executed, the exception 1 handler is invoked. With respect to the task switch operation, the operation is considered to be a trap.

#### 2.12.3.4 USE OF RESUME FLAG (RF) IN FLAG REGISTER

The Resume Flag (RF) in the flag word can suppress an instruction execution breakpoint when the exception 1 handler returns to a user program at a user address which is also an instruction execution breakpoint. See section 2.3.3.

### 3. REAL MODE ARCHITECTURE

#### 3.1 REAL MODE INTRODUCTION

When the processor is reset or powered up it is initialized in Real Mode. Real Mode has the same base architecture as the 8086, but allows access to the 32-bit register set of the Intel386 DX. The addressing mechanism, memory size, interrupt handling, are all identical to the Real Mode on the 80286.






Figure 3-1. Real Address Mode Addressing

All of the Intel386 DX instructions are available in Real Mode (except those instructions listed in 4.6.4). The default operand size in Real Mode is 16-bits, just like the 8086. In order to use the 32-bit registers and addressing modes, override prefixes must be used. In addition, the segment size on the Intel386 DX in Real Mode is 64K bytes so 32-bit effective addresses must have a value less the 0000FFFFH. The primary purpose of Real Mode is to set up the processor for Protected Mode Operation.

The LOCK prefix on the Intel386 DX, even in Real Mode, is more restrictive than on the 80286. This is due to the addition of paging on the Intel386 DX in Protected Mode and Virtual 8086 Mode. Paging makes it impossible to guarantee that repeated string instructions can be LOCKed. The Intel386 DX can't require that all pages holding the string be physically present in memory. Hence, a Page Fault (exception 14) might have to be taken during the repeated string instruction. Therefore the LOCK prefix can't be supported during repeated string instructions.

These are the only instruction forms where the LOCK prefix is legal on the Intel386 DX:

Opcode	Operands (Dest, Source)
BIT Test and SET/RESET/COMPLEMENT XCHG XCHG ADD, OR, ADC, SBB, AND, SUB, XOR NOT, NEG, INC, DEC	Mem, Reg/immed Reg, Mem Mem, Reg Mem, Reg/immed

An exception 6 will be generated if a LOCK prefix is placed before any instruction form or opcode not listed above. The LOCK prefix allows indivisible

read/modify/write operations on memory operands using the instructions above. For example, even the ADD Reg, Mem is not LOCKable, because the Mem operand is not the destination (and therefore no memory read/modify/operation is being performed).

Since, on the Intel386 DX, repeated string instructions are not LOCKable, it is not possible to LOCK the bus for a long period of time. Therefore, the LOCK prefix is not IOPL-sensitive on the Intel386 DX. The LOCK prefix can be used at any privilege level, but only on the instruction forms listed above.

## 3.2 MEMORY ADDRESSING

In Real Mode the maximum memory size is limited to 1 megabyte. Thus, only address lines A2–A19 are active. (Exception, the high address lines A20–A31 are high during CS-relative memory cycles until an intersegment jump or call is executed (see section 2.10)).

Since paging is not allowed in Real Mode the linear addresses are the same as physical addresses. Physical addresses are formed in Real Mode by adding the contents of the appropriate segment register which is shifted left by four bits to an effective address. This addition results in a physical address from 00000000H to 0010FFEH. This is compatible with 80286 Real Mode. Since segment registers are shifted left by 4 bits this implies that Real Mode segments always start on 16 byte boundaries.

All segments in Real Mode are exactly 64K bytes long, and may be read, written, or executed. The Intel386 DX will generate an exception 13 if a data operand or instruction fetch occurs past the end of a segment. (i.e. if an operand has an offset greater than FFFFH, for example a word with a low byte at FFFFH and the high byte at 0000H.)



Segments may be overlapped in Real Mode. Thus, if a particular segment does not use all 64K bytes another segment can be overlayed on top of the unused portion of the previous segment. This allows the programmer to minimize the amount of physical memory needed for a program.

## 3.3 RESERVED LOCATIONS

There are two fixed areas in memory which are reserved in Real address mode: system initialization area and the interrupt table area. Locations 00000H through 003FFH are reserved for interrupt vectors. Each one of the 256 possible interrupts has a 4-byte jump vector reserved for it. Locations FFFFFFDH through FFFFFFFH are reserved for system initialization.

#### 3.4 INTERRUPTS

Many of the exceptions shown in Table 2-5 and discussed in section 2.9 are not applicable to Real Mode operation, in particular exceptions 10, 11, 14, will not happen in Real Mode. Other exceptions have slightly different meanings in Real Mode; Table 3-1 identifies these exceptions.

## 3.5 SHUTDOWN AND HALT

The HLT instruction stops program execution and prevents the processor from using the local bus until restarted. Either NMI, INTR with interrupts enabled (IF=1), or RESET will force the Intel386 DX out of halt. If interrupted, the saved CS:IP will point to the next instruction after the HLT.

Shutdown will occur when a severe error is detected that prevents further processing. In Real Mode, shutdown can occur under two conditions:

An interrupt or an exception occur (Exceptions 8 or 13) and the interrupt vector is larger than the

Interrupt Descriptor Table (i.e. There is not an interrupt handler for the interrupt).

A CALL, INT or PUSH instruction attempts to wrap around the stack segment when SP is not even. (e.g. pushing a value on the stack when SP = 0001 resulting in a stack segment greater than FFFFH)

An NMI input can bring the processor out of shutdown if the Interrupt Descriptor Table limit is large enough to contain the NMI interrupt vector (at least 0017H) and the stack has enough room to contain the vector and flag information (i.e. SP is greater than 0005H). Otherwise shutdown can only be exited via the RESET input.

# 4. PROTECTED MODE ARCHITECTURE

## 4.1 INTRODUCTION

The complete capabilities of the Intel386 DX are unlocked when the processor operates in Protected Virtual Address Mode (Protected Mode). Protected Mode vastly increases the linear address space to four gigabytes (232 bytes) and allows the running of virtual memory programs of almost unlimited size (64 terabytes or 246 bytes). In addition Protected Mode allows the Intel386 DX to run all of the existing 8086 and 80286 software, while providing a sophisticated memory management and a hardware-assisted protection mechanism. Protected Mode allows the use of additional instructions especially optimized for supporting multitasking operating systems. The base architecture of the Intel386 DX remains the same, the registers, instructions, and addressing modes described in the previous sections are retained. The main difference between Protected Mode, and Real Mode from a programmer's view is the increased address space, and a different addressing mechanism.

Table 3-1

Function	Interrupt Number	Related Instructions	Return Address Location
Interrupt table limit too small	8	INT Vector is not within table limit	Before Instruction
CS, DS, ES, FS, GS Segment overrun exception	13	Word memory reference beyond offset = FFFFH. An attempt to execute	Before Instruction
	ionainemees.	past the end of CS segment.	
SS Segment overrun exception	12	Stack Reference beyond offset = FFFFH	Before Instruction



### 4.2 ADDRESSING MECHANISM

Like Real Mode, Protected Mode uses two components to form the logical address, a 16-bit selector is used to determine the linear base address of a segment, the base address is added to a 32-bit effective address to form a 32-bit linear address. The linear address is then either used as the 32-bit physical address, or if paging is enabled the paging mechanism maps the 32-bit linear address into a 32-bit physical address.

The difference between the two modes lies in calculating the base address. In Protected Mode the selector is used to specify an index into an operating system defined table (see Figure 4-1). The table contains the 32-bit base address of a given segment. The physical address is formed by adding the base address obtained from the table to the offset.

Paging provides an additional memory management mechanism which operates only in Protected Mode. Paging provides a means of managing the very large segments of the Intel386 DX. As such, paging operates beneath segmentation. The paging mechanism translates the protected linear address which comes from the segmentation unit into a physical address. Figure 4-2 shows the complete Intel386 DX addressing mechanism with paging enabled.




Figure 4-1. Protected Mode Addressing




Figure 4-2. Paging and Segmentation



#### 4.3 SEGMENTATION

## 4.3.1 Segmentation Introduction

Segmentation is one method of memory management. Segmentation provides the basis for protection. Segments are used to encapsulate regions of memory which have common attributes. For example, all of the code of a given program could be contained in a segment, or an operating system table may reside in a segment. All information about a segment is stored in an 8 byte data structure called a descriptor. All of the descriptors in a system are contained in tables recognized by hardware.

# 4.3.2 Terminology

The following terms are used throughout the discussion of descriptors, privilege levels and protection:

PL: Privilege Level—One of the four hierarchical privilege levels. Level 0 is the most privileged level and level 3 is the least privileged. More privileged levels are numerically smaller than less privileged levels.

**RPL:** Requestor Privilege Level—The privilege level of the original supplier of the selector. RPL is determined by the **least two** significant bits of a selector.

**DPL:** Descriptor Privilege Level—This is the least privileged level at which a task may access that descriptor (and the segment associated with that descriptor). Descriptor Privilege Level is determined by bits 6:5 in the Access Right Byte of a descriptor.

**CPL:** Current Privilege Level—The privilege level at which a task is currently executing, which equals the privilege level of the code segment being executed. CPL can also be determined by examining the lowest 2 bits of the CS register, except for conforming code segments.

**EPL:** Effective Privilege Level—The effective privilege level is the least privileged of the RPL and DPL. Since smaller privilege level **values** indicate greater privilege, EPL is the numerical maximum of RPL and DPL.

**Task:** One instance of the execution of a program. Tasks are also referred to as processes.

# 4.3.3 Descriptor Tables

#### 4.3.3.1 DESCRIPTOR TABLES INTRODUCTION

The descriptor tables define all of the segments which are used in an Intel386 DX system. There are three types of tables on the Intel386 DX which hold descriptors: the Global Descriptor Table, Local Descriptor Table, and the Interrupt Descriptor Table. All of the tables are variable length memory arrays. They can range in size between 8 bytes and 64K bytes. Each table can hold up to 8192 8 byte descriptors. The upper 13 bits of a selector are used as an index into the descriptor table. The tables have registers associated with them which hold the 32-bit linear base address, and the 16-bit limit of each table.

Each of the tables has a register associated with it the GDTR, LDTR, and the IDTR (see Figure 4-3). The LGDT, LLDT, and LIDT instructions, load the base and limit of the Global, Local, and Interrupt Descriptor Tables, respectively, into the appropriate register. The SGDT, SLDT, and SIDT instructions store the base and limit values. These tables are manipulated by the operating system. Therefore, the load descriptor table instructions are privileged instructions.

#### 4.3.3.2 GLOBAL DESCRIPTOR TABLE

The Global Descriptor Table (GDT) contains descriptors which are possibly available to all of the tasks in a system. The GDT can contain any type of segment descriptor except for descriptors which are used for servicing interrupts (i.e. interrupt and trap descriptors). Every Intel386 DX system contains a




Figure 4-3. Descriptor Table Registers



GDT. Generally the GDT contains code and data segments used by the operating systems and task state segments, and descriptors for the LDTs in a system.

The first slot of the Global Descriptor Table corresponds to the null selector and is not used. The null selector defines a null pointer value.

#### 4.3.3.3 LOCAL DESCRIPTOR TABLE

LDTs contain descriptors which are associated with a given task. Generally, operating systems are designed so that each task has a separate LDT. The LDT may contain only code, data, stack, task gate, and call gate descriptors. LDTs provide a mechanism for isolating a given task's code and data segments from the rest of the operating system, while the GDT contains descriptors for segments which are common to all tasks. A segment cannot be accessed by a task if its segment descriptor does not exist in either the current LDT or the GDT. This provides both isolation and protection for a task's segments, while still allowing global data to be shared among tasks.

Unlike the 6 byte GDT or IDT registers which contain a base address and limit, the visible portion of the LDT register contains only a 16-bit selector. This selector refers to a Local Descriptor Table descriptor in the GDT.

#### 4.3.3.4 INTERRUPT DESCRIPTOR TABLE

The third table needed for Intel386 DX systems is the Interrupt Descriptor Table. (See Figure 4-4.) The IDT contains the descriptors which point to the location of up to 256 interrupt service routines. The IDT

may contain only task gates, interrupt gates, and trap gates. The IDT should be at least 256 bytes in size in order to hold the descriptors for the 32 Intel Reserved Interrupts. Every interrupt used by a system must have an entry in the IDT. The IDT entries are referenced via INT instructions, external interrupt vectors, and exceptions. (See 2.9 Interrupts).




Figure 4-4. Interrupt Descriptor
Table Register Use

## 4.3.4 Descriptors

#### 4.3.4.1 DESCRIPTOR ATTRIBUTE BITS

The object to which the segment selector points to is called a descriptor. Descriptors are eight byte quantities which contain attributes about a given region of linear address space (i.e. a segment). These attributes include the 32-bit base linear address of the segment, the 20-bit length and granularity of the segment, the protection level, read, write or execute privileges, the default size of the operands (16-bit or





Figure 4-5. Segment Descriptors

information about a segment is contained in 12 bits in the segment descriptor. Figure 4-5 shows the general format of a descriptor. All segments on the Intel386 DX have three attribute fields in common: the P bit, the DPL bit, and the S bit. The Present P bit is 1 if the segment is loaded in physical memory, if P=0 then any attempt to access this segment causes a not present exception (exception 11). The Descriptor Privilege Level DPL is a two-bit field which specifies the protection level 0-3 associated with a segment.

The Intel386 DX has two main categories of seqments system segments and non-system segments (... sees and data). The organism o bit in the boyment descriptor determines if a given segment is a system segment or a code or data segment. If the S bit is 1 then the segment is either a code or data segment, if it is 0 then the segment is a system seg-

### 4.3.4.2 Intel386TM DX CODE, DATA **DESCRIPTORS (S=1)**

Figure 4-6 shows the general format of a code and data descriptor and Table 4-1 illustrates how the bits in the Access Rights Byte are interpreted.



- 0 = Default Instruction Attributes are 16-Bits
- AVL Available field for user or OS

- G Granularity Bit 1 = Segment length is page granular
- 0 = Segment length is byte granular Bit must be zero (0) for compatibility with future processors

#### NOTE:

In a maximum-size segment (ie. a segment with G=1 and segment limit 19...0=FFFFFH), the lowest 12 bits of the segment base should be zero (ie. segment base 11...000 = 000H).

Figure 4-6. Segment Descriptors

Table 4-1. Access Rights Byte Definition for Code and Data Descriptions

	Bit Position	Name	Function O be at lid O	inges abox
	7 6-5	Present (P)  Descriptor Privilege	P = 1 Segment is mapped into physical memory. P = 0 No mapping to physical memory exits, base and limit used. Segment privilege attribute used in privilege tests.	t are not
	4	Level (DPL) Segment Descriptor (S)	S = 1 Code or Data (includes stacks) segment descriptor S = 0 System Segment Descriptor or Gate Descriptor	
	3 2	Executable (E) Expansion Direction (ED)		If Data Segment
Туре	1	Writeable (W)	W = 0 Data segment may not be written into. W = 1 Data segment may be written into.	(S = 1, E = 0)
Field Definition	3 2	Executable (E) Conforming (C) Readable (R)	E = 1 Descriptor type is code segment: C = 1 Code segment may only be executed when CPL ≥ DPL and CPL remains unchanged. R = 0 Code segment may not be read.	If Code Segment (S = 1,
	0	Accessed (A)	<ul> <li>R = 1 Code segment may be read.</li> <li>A = 0 Segment has not been accessed.</li> <li>A = 1 Segment selector has been loaded into segment reused by selector test instructions.</li> </ul>	E = 1)



Code and data segments have several descriptor fields in common. The accessed **A** bit is set whenever the processor accesses a descriptor. The **A** bit is used by operating systems to keep usage statistics on a given segment. The **G** bit, or granularity bit, specifies if a segment length is byte-granular or page-granular. Intel386 DX segments can be one megabyte long with byte granularity (G=0) or four gigabytes with page granularity (G=1), (i.e.,  $2^{20}$  pages each page is 4K bytes in length). The granularity is totally unrelated to paging. An Intel386 DX system can consist of segments with byte granularity, and page granularity, whether or not paging is enabled.

The executable  ${\bf E}$  bit tells if a segment is a code or data segment. A code segment (E=1, S=1) may be execute-only or execute/read as determined by the Read  ${\bf R}$  bit. Code segments are execute only if R=0, and execute/read if R=1. Code segments may never be written into.

#### NOTE:

Code segments may be modified via aliases. Aliases are writeable data segments which occupy the same range of linear address space as the code segment.

The  ${\bf D}$  bit indicates the default length for operands and effective addresses. If D=1 then 32-bit operands and 32-bit addressing modes are assumed. If D=0 then 16-bit operands and 16-bit addressing modes are assumed. Therefore all existing 80286 code segments will execute on the Intel386 DX assuming the D bit is set 0.

Another attribute of code segments is determined by the conforming  $\mathbf{C}$  bit. Conforming segments, C=1, can be executed and shared by programs at different privilege levels. (See section 4.4 **Protection**.)

Segments identified as data segments (E=0, S=1) are used for two types of Intel386 DX segments: stack and data segments. The expansion direction (**ED**) bit specifies if a segment expands downward (stack) or upward (data). If a segment is a stack segment all offsets must be greater than the segment limit. On a data segment all offsets must be less than or equal to the limit. In other words, stack segments start at the base linear address plus the maximum segment limit and grow down to the base linear address plus the limit. On the other hand, data segments start at the base linear address and expand to the base linear address plus limit.

The write W bit controls the ability to write into a segment. Data segments are read-only if W=0. The stack segment must have W=1.

The **B** bit controls the size of the stack pointer register. If B=1, then PUSHes, POPs, and CALLs all use the 32-bit ESP register for stack references and assume an upper limit of FFFFFFFH. If B=0, stack instructions all use the 16-bit SP register and assume an upper limit of FFFFH.

#### 4.3.4.3 SYSTEM DESCRIPTOR FORMATS

System segments describe information about operating system tables, tasks, and gates. Figure 4-7 shows the general format of system segment descriptors, and the various types of system segments. Intel386 DX system descriptors contain a 32-bit base linear address and a 20-bit segment limit. 80286 system descriptors have a 24-bit base address and a 16-bit segment limit. 80286 system descriptors are identified by the upper 16 bits being all zero.




Figure 4-7. System Segments Descriptors



### 4.3.4.4 LDT DESCRIPTORS (S=0, TYPE=2)

LDT descriptors (S=0 TYPE=2) contain information about Local Descriptor Tables. LDTs contain a table of segment descriptors, unique to a particular task. Since the instruction to load the LDTR is only available at privilege level 0, the DPL field is ignored. LDT descriptors are only allowed in the Global Descriptor Table (GDT).

## 4.3.4.5 TSS DESCRIPTORS (S=0, TYPE=1, 3, 9, B)

A Task State Segment (TSS) descriptor contains information about the location, size, and privilege level of a Task State Segment (TSS). A TSS in turn is a special fixed format segment which contains all the state information for a task and a linkage field to permit nesting tasks. The TYPE field is used to indicate whether the task is currently BUSY (i.e. on a chain of active tasks) or the TSS is available. The TYPE field also indicates if the segment contains a 80286 or an Intel386 DX TSS. The Task Register (TR) contains the selector which points to the current Task State Segment.

### 4.3.4.6 GATE DESCRIPTORS (S=0, TYPE=4-7, C, F)

Gates are used to control access to entry points within the target code segment. The various types of

gate descriptors are **call** gates, **task** gates, **interrupt** gates, and **trap** gates. Gates provide a level of indirection between the source and destination of the control transfer. This indirection allows the processor to automatically perform protection checks. It also allows system designers to control entry points to the operating system. Call gates are used to change privilege levels (see section 4.4 **Protection**), task gates are used to perform a task switch, and interrupt and trap gates are used to specify interrupt service routines.

Figure 4-8 shows the format of the four types of gate descriptors. Call gates are primarily used to transfer program control to a more privileged level. The call gate descriptor consists of three fields: the access byte, a long pointer (selector and offset) which points to the start of a routine and a word count which specifies how many parameters are to be copied from the caller's stack to the stack of the called routine. The word count field is only used by call gates when there is a change in the privilege level, other types of gates ignore the word count field.

Interrupt and trap gates use the destination selector and destination offset fields of the gate descriptor as a pointer to the start of the interrupt or trap handler routines. The difference between interrupt gates and trap gates is that the interrupt gate disables interrupts (resets the IF bit) while the trap gate does not.




Figure 4-8. Gate Descriptor Formats



Task gates are used to switch tasks. Task gates may only refer to a task state segment (see section 4.4.6 **Task Switching**) therefore only the destination selector portion of a task gate descriptor is used, and the destination offset is ignored.

Exception 13 is generated when a destination selector does not refer to a correct descriptor type, i.e., a code segment for an interrupt, trap or call gate, a TSS for a task gate.

The access byte format is the same for all gate descriptors. P=1 indicates that the gate contents are valid. P=0 indicates the contents are not valid and causes exception 11 if referenced. DPL is the descriptor privilege level and specifies when this descriptor may be used by a task (see section 4.4 **Protection**). The S field, bit 4 of the access rights byte, must be 0 to indicate a system control descriptor. The type field specifies the descriptor type as indicated in Figure 4-8.

# 4.3.4.7 DIFFERENCES BETWEEN Intel386™ DX AND 80286 DESCRIPTORS

In order to provide operating system compatibility between the 80286 and Intel386 DX, the Intel386 DX supports all of the 80286 segment descriptors. Figure 4-9 shows the general format of an 80286 system segment descriptor. The only differences between 80286 and Intel386 DX descriptor formats are that the values of the type fields, and the limit and base address fields have been expanded for the Intel386 DX. The 80286 system segment descriptors contained a 24-bit base address and 16-bit limit, while the Intel386 DX system segment descriptors have a 32-bit base address, a 20-bit limit field, and a granularity bit.

By supporting 80286 system segments the Intel386 DX is able to execute 80286 application programs on an Intel386 DX operating system. This is possible because the processor automatically understands which descriptors are 80286-style descriptors and

which descriptors are Intel386 DX-style descriptors. In particular, if the upper word of a descriptor is zero, then that descriptor is a 80286-style descriptor.

The only other differences between 80286-style descriptors and Intel386 DX descriptors is the interpretation of the word count field of call gates and the B bit. The word count field specifies the number of 16-bit quantities to copy for 80286 call gates and 32-bit quantities for Intel386 DX call gates. The B bit controls the size of PUSHes when using a call gate; if B = 0 PUSHes are 16 bits, if B = 1 PUSHes are 32 bits

#### 4.3.4.8 SELECTOR FIELDS

A selector in Protected Mode has three fields: Local or Global Descriptor Table Indicator (TI), Descriptor Entry Index (Index), and Requestor (the selector's) Privilege Level (RPL) as shown in Figure 4-10. The TI bits select one of two memory-based tables of descriptors (the Global Descriptor Table or the Local Descriptor Table). The Index selects one of 8K descriptors in the appropriate descriptor table. The RPL bits allow high speed testing of the selector's privilege attributes.

#### 4.3.4.9 SEGMENT DESCRIPTOR CACHE

In addition to the selector value, every segment register has a segment descriptor cache register associated with it. Whenever a segment register's contents are changed, the 8-byte descriptor associated with that selector is automatically loaded (cached) on the chip. Once loaded, all references to that segment use the cached descriptor information instead of reaccessing the descriptor. The contents of the descriptor cache are not visible to the programmer. Since descriptor caches only change when a segment register is changed, programs which modify the descriptor tables must reload the appropriate segment registers after changing a descriptor's value.




Figure 4-9. 80286 Code and Data Segment Descriptors






Figure 4-10. Example Descriptor Selection



# 4.3.4.10 SEGMENT DESCRIPTOR REGISTER SETTINGS

The contents of the segment descriptor cache vary depending on the mode the Intel386 DX is operating in. When operating in Real Address Mode, the segment base, limit, and other attributes within the segment cache registers are defined as shown in Figure 4-11.

For compatibility with the 8086 architecture, the base is set to sixteen times the current selector value, the limit is fixed at 0000FFFFH, and the attributes are fixed so as to indicate the segment is present and fully usable. In Real Address Mode, the internal "privilege level" is always fixed to the highest level, level 0, so I/O and other privileged opcodes may be executed.




Figure 4-11. Segment Descriptor Caches for Real Address Mode (Segment Limit and Attributes are Fixed)



When operating in Protected Mode, the segment base, limit, and other attributes within the segment cache registers are defined as shown in Figure 4-12. In Protected Mode, each of these fields are defined

according to the contents of the segment descriptor indexed by the selector value loaded into the segment register.




Figure 4-12. Segment Descriptor Caches for Protected Mode (Loaded per Descriptor)

#### Intel386TM DX MICROPROCESSOR



When operating in a Virtual 8086 Mode within the Protected Mode, the segment base, limit, and other attributes within the segment cache registers are defined as shown in Figure 4-13. For compatibility with the 8086 architecture, the base is set to sixteen times the current selector value, the limit is fixed at

0000FFFFH, and the attributes are fixed so as to indicate the segment is present and fully usable. The virtual program executes at lowest privilege level, level 3, to allow trapping of all IOPL-sensitive instructions and level-0-only instructions.




Figure 4-13. Segment Descriptor Caches for Virtual 8086 Mode within Protected Mode (Segment Limit and Attributes are Fixed)



# 4.4 PROTECTION

## 4.4.1 Protection Concepts




Figure 4-14. Four-Level Hierachical Protection

The Intel386 DX has four levels of protection which are optimized to support the needs of a multi-tasking operating system to isolate and protect user programs from each other and the operating system. The privilege levels control the use of privileged instructions, I/O instructions, and access to segments and segment descriptors. Unlike traditional microprocessor-based systems where this protection is achieved only through the use of complex external hardware and software the Intel386 DX provides the protection as part of its integrated Memory Management Unit. The Intel386 DX offers an additional type of protection on a page basis, when paging is enabled (See section 4.5.3 Page Level Protection).

The four-level hierarchical privilege system is illustrated in Figure 4-14. It is an extension of the user/supervisor privilege mode commonly used by minicomputers and, in fact, the user/supervisor mode is fully supported by the Intel386 DX paging mechanism. The privilege levels (PL) are numbered 0 through 3. Level 0 is the most privileged or trusted level.

# 4.4.2 Rules of Privilege

The Intel386 DX controls access to both data and procedures between levels of a task, according to the following rules.

- Data stored in a segment with privilege level p can be accessed only by code executing at a privilege level at least as privileged as p.
- A code segment/procedure with privilege level p can only be called by a task executing at the same or a lesser privilege level than p.

# 4.4.3 Privilege Levels

#### 4.4.3.1 TASK PRIVILEGE

At any point in time, a task on the Intel386 DX always executes at one of the four privilege levels. The Current Privilege Level (CPL) specifies the task's privilege level. A task's CPL may only be changed by control transfers through gate descriptors to a code segment with a different privilege level. (See section 4.4.4 **Privilege Level Transfers**) Thus, an application program running at PL = 3 may call an operating system routine at PL = 1 (via a gate) which would cause the task's CPL to be set to 1 until the operating system routine was finished.

#### 4.4.3.2 SELECTOR PRIVILEGE (RPL)

The privilege level of a selector is specified by the RPL field. The RPL is the two least significant bits of the selector. The selector's RPL is only used to establish a less trusted privilege level than the current privilege level for the use of a segment. This level is called the task's effective privilege level (EPL). The EPL is defined as being the least privileged (i.e. numerically larger) level of a task's CPL and a selector's RPL. Thus, if selector's RPL = 0 then the CPL always specifies the privilege level for making an access using the selector. On the other hand if RPL = 3 then a selector can only access segments at level 3 regardless of the task's CPL. The RPL is most commonly used to verify that pointers passed to an operating system procedure do not access data that is of higher privilege than the procedure that originated the pointer. Since the originator of a selector can specify any RPL value, the Adjust RPL (ARPL) instruction is provided to force the RPL bits to the originator's CPL.

# 4.4.3.3 I/O PRIVILEGE AND I/O PERMISSION BITMAP

The I/O privilege level (IOPL, a 2-bit field in the EFLAG register) defines the least privileged level at which I/O instructions can be unconditionally performed. I/O instructions can be unconditionally performed when CPL  $\leq$  IOPL. (The I/O instructions are IN, OUT, INS, OUTS, REP INS, and REP OUTS.) When CPL > IOPL, and the current task is associated with a 286 TSS, attempted I/O instructions cause an exception 13 fault. When CPL > IOPL, and the current task is associated with an Intel386 DX TSS, the I/O Permission Bitmap (part of an Intel386 DX TSS) is consulted on whether I/O to the port is allowed, or an exception 13 fault is to be generated



instead. For diagrams of the I/O Permission Bitmap, refer to Figures 4-15a and 4-15b. For further information on how the I/O Permission Bitmap is used in Protected Mode or in Virtual 8086 Mode, refer to section 4.6.4 Protection and I/O Permission Bitmap.

The I/O privilege level (IOPL) also affects whether several other instructions can be executed or cause an exception 13 fault instead. These instructions are called "IOPL-sensitive" instructions and they are CLI and STI. (Note that the LOCK prefix is *not* IOPL-sensitive on the Intel386 DX.)

The IOPL also affects whether the IF (interrupts enable flag) bit can be changed by loading a value into the EFLAGS register. When CPL  $\leq$  IOPL, then the IF bit can be changed by loading a new value into the EFLAGS register. When CPL > IOPL, the IF bit cannot be changed by a new value POP'ed into (or otherwise loaded into) the EFLAGS register; the IF bit merely remains unchanged and no exception is generated.

**Table 4-2. Pointer Test Instructions** 

Instruction	Operands	Function
ARPL	Selector, Register	Adjust Requested Privilege Level: adjusts the RPL of the selector to the numeric maximum of current selector RPL value and the RPL value in the register. Set zero flag if selector RPL was changed.
VERR	Selector	VERify for Read: sets the zero flag if the segment referred to by the selector can be read.
VERW	Selector	VERify for Write: sets the zero flag if the segment referred to by the selector can be written.
LSL	Register, Selector	Load Segment Limit: reads the segment limit into the register if privilege rules and descriptor type allow. Set zero flag if successful.
LAR	Register, Selector	Load Access Rights: reads the descriptor access rights byte into the register if privilege rules allow. Set zero flag if successful.

#### 4.4.3.4 PRIVILEGE VALIDATION

The Intel386 DX provides several instructions to speed pointer testing and help maintain system integrity by verifying that the selector value refers to an appropriate segment. Table 4-2 summarizes the selector validation procedures available for the Intel386 DX.

This pointer verification prevents the common problem of an application at PL=3 calling a operating systems routine at PL=0 and passing the operating system routine a "bad" pointer which corrupts a data structure belonging to the operating system. If the operating system routine uses the ARPL instruction to ensure that the RPL of the selector has no greater privilege than that of the caller, then this problem can be avoided.

### 4.4.3.5 DESCRIPTOR ACCESS

There are basically two types of segment accesses: those involving code segments such as control transfers, and those involving data accesses. Determining the ability of a task to access a segment involves the type of segment to be accessed, the instruction used, the type of descriptor used and CPL, RPL, and DPL as described above.

Any time an instruction loads data segment registers (DS, ES, FS, GS) the Intel386 DX makes protection validation checks. Selectors loaded in the DS, ES, FS, GS registers must refer only to data segments or readable code segments. The data access rules are specified in section 4.2.2 **Rules of Privilege**. The only exception to those rules is readable conforming code segments which can be accessed at any privilege level.

Finally the privilege validation checks are performed. The CPL is compared to the EPL and if the EPL is more privileged than the CPL an exception 13 (general protection fault) is generated.

The rules regarding the stack segment are slightly different than those involving data segments. Instructions that load selectors into SS must refer to data segment descriptors for writeable data segments. The DPL and RPL must equal the CPL. All other descriptor types or a privilege level violation will cause exception 13. A stack not present fault causes exception 12. Note that an exception 11 is used for a not-present code or data segment.

# 4.4.4 Privilege Level Transfers

Inter-segment control transfers occur when a selector is loaded in the CS register. For a typical system most of these transfers are simply the result of a call



Table 4-3.	Descriptor	Types	Used fo	r Control	Transfer
------------	------------	-------	---------	-----------	----------

Control Transfer Types	Operation Types	Descriptor Referenced	Descriptor Table	
Intersegment within the same privilege level	JMP, CALL, RET, IRET*	Code Segment	GDT/LDT	
Intersegment to the same or higher privilege level	CALL	Call Gate	GDT/LDT	
Interrupt within task may change CPL	Interrupt Instruction, Exception, External Interrupt	Trap or Interrupt Gate	IDT	
Intersegment to a lower privilege level (changes task CPL)	RET, IRET*	Code Segment	GDT/LDT	
45 19	CALL, JMP	Task State Segment	GDT	
Task Switch	CALL, JMP	Task Gate	GDT/LDT	
14 5 5 5 12 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	IRET** Interrupt Instruction, Exception, External Interrupt	Task Gate	IDT	

<sup>\*</sup>NT (Nested Task bit of flag register) = 0
\*\*NT (Nested Task bit of flag register) = 1

or a jump to another routine. There are five types of control transfers which are summarized in Table 4-3. Many of these transfers result in a privilege level transfer. Changing privilege levels is done only via control transfers, by using gates, task switches, and interrupt or trap gates.

Control transfers can only occur if the operation which loaded the selector references the correct descriptor type. Any violation of these descriptor usage rules will cause an exception 13 (e.g. JMP through a call gate, or IRET from a normal subroutine call).

In order to provide further system security, all control transfers are also subject to the privilege rules.

#### The privilege rules require that:

- Privilege level transitions can only occur via gates.
- JMPs can be made to a non-conforming code segment with the same privilege or to a conforming code segment with greater or equal privilege.
- CALLs can be made to a non-conforming code segment with the same privilege or via a gate to a more privileged level.
- Interrupts handled within the task obey the same privilege rules as CALLs.
- Conforming Code segments are accessible by privilege levels which are the same or less privileged than the conforming-code segment's DPL.
- Both the requested privilege level (RPL) in the selector pointing to the gate and the task's CPL

- must be of equal or greater privilege than the gate's DPL.
- The code segment selected in the gate must be the same or more privileged than the task's CPL.
- Return instructions that do not switch tasks can only return control to a code segment with same or less privilege.
- Task switches can be performed by a CALL, JMP, or INT which references either a task gate or task state segment who's DPL is less privileged or the same privilege as the old task's CPL.

Any control transfer that changes CPL within a task causes a change of stacks as a result of the privilege level change. The initial values of SS:ESP for privilege levels 0, 1, and 2 are retained in the task state segment (see section 4.4.6 Task Switching). During a JMP or CALL control transfer, the new stack pointer is loaded into the SS and ESP registers and the previous stack pointer is pushed onto the new stack.

When RETurning to the original privilege level, use of the lower-privileged stack is restored as part of the RET or IRET instruction operation. For subroutine calls that pass parameters on the stack and cross privilege levels, a fixed number of words (as specified in the gate's word count field) are copied from the previous stack to the current stack. The inter-segment RET instruction with a stack adjustment value will correctly restore the previous stack pointer upon return.






Figure 4-15a. Intel386™ DX TSS and TSS Registers

When RETurning to the original privilege level, use

bargos one (bleif found from a eng erly an treffonce






Figure 4-15b. Sample I/O Permission Bit Map

### 4.4.5 Call Gates

Gates provide protected, indirect CALLs. One of the major uses of gates is to provide a secure method of privilege transfers within a task. Since the operating system defines all of the gates in a system, it can ensure that all gates only allow entry into a few trusted procedures (such as those which allocate memory, or perform I/O).

Gate descriptors follow the data access rules of privilege; that is, gates can be accessed by a task if the EPL, is equal to or more privileged than the gate descriptor's DPL. Gates follow the control transfer rules of privilege and therefore may only transfer control to a more privileged level.

Call Gates are accessed via a CALL instruction and are syntactically identical to calling a normal subroutine. When an inter-level Intel386 DX call gate is activated, the following actions occur.

- 1. Load CS:EIP from gate check for validity
- 2. SS is pushed zero-extended to 32 bits
- 3. ESP is pushed
- Copy Word Count 32-bit parameters from the old stack to the new stack
  - 5. Push Return address on stack

The procedure is identical for 80286 Call gates, except that 16-bit parameters are copied and 16-bit registers are pushed.

Interrupt Gates and Trap gates work in a similar fashion as the call gates, except there is no copying of parameters. The only difference between Trap and Interrupt gates is that control transfers through an Interrupt gate disable further interrupts (i.e. the IF bit is set to 0), and Trap gates leave the interrupt status unchanged.

# 4.4.6 Task Switching

A very important attribute of any multi-tasking/multiuser operating systems is its ability to rapidly switch between tasks or processes. The Intel386 DX directly supports this operation by providing a task switch instruction in hardware. The Intel386 DX task switch operation saves the entire state of the machine (all of the registers, address space, and a link to the previous task), loads a new execution state, performs protection checks, and commences execution in the new task, in about 17 microseconds. Like transfer of control via gates, the task switch operation is invoked by executing an inter-segment JMP or CALL instruction which refers to a Task State Segment (TSS), or a task gate descriptor in the GDT or LDT. An INT n instruction, exception, trap, or external interrupt may also invoke the task switch operation if there is a task gate descriptor in the associated IDT descriptor slot.

The TSS descriptor points to a segment (see Figure 4-15) containing the entire Intel386 DX execution state while a task gate descriptor contains a TSS selector. The Intel386 DX supports both 80286 and Intel386 DX style TSSs. Figure 4-16 shows a 80286 TSS. The limit of an Intel386 DX TSS must be greater than 0064H (002BH for a 80286 TSS), and can be as large as 4 Gigabytes. In the additional TSS space, the operating system is free to store additional information such as the reason the task is inactive, time the task has spent running, and open files belong to the task.

Each task must have a TSS associated with it. The current TSS is identified by a special register in the Intel386 DX called the Task State Segment Register (TR). This register contains a selector referring to the task state segment descriptor that defines the current TSS. A hidden base and limit register associated with TR are loaded whenever TR is loaded with a new selector. Returning from a task is accomplished by the IRET instruction. When IRET is executed, control is returned to the task which was interrupted. The current executing task's state is saved in the TSS and the old task state is restored from its TSS.

Several bits in the flag register and machine status word (CR0) give information about the state of a task which are useful to the operating system. The Nested Task (NT) (bit 14 in EFLAGS) controls the function of the IRET instruction. If NT = 0, the IRET instruction performs the regular return; when NT = 1, IRET performs a task switch operation back to the previous task. The NT bit is set or reset in the following fashion:






Figure 4-16. 80286 TSS

When a CALL or INT instruction initiates a task switch, the new TSS will be marked busy and the back link field of the new TSS set to the old TSS selector. The NT bit of the new task is set by CALL or INT initiated task switches. An interrupt that does not cause a task switch will clear NT. (The NT bit will be restored after execution of the interrupt handler) NT may also be set or cleared by POPF or IRET instructions.

The Intel386 DX task state segment is marked busy by changing the descriptor type field from TYPE 9H to TYPE BH. An 80286 TSS is marked busy by changing the descriptor type field from TYPE 1 to TYPE 3. Use of a selector that references a busy task state segment causes an exception 13.

The Virtual Mode (VM) bit 17 is used to indicate if a task, is a virtual 8086 task. If VM = 1, then the tasks will use the Real Mode addressing mechanism. The virtual 8086 environment is only entered and exited via a task switch (see section 4.6 **Virtual Mode**).

The coprocessor's state is not automatically saved when a task switch occurs, because the incoming task may not use the coprocessor. The Task Switched (TS) Bit (bit 3 in the CR0) helps deal with the coprocessor's state in a multi-tasking environ-

ment. Whenever the Intel386 DX switches tasks, it sets the TS bit. The Intel386 DX detects the first use of a processor extension instruction after a task switch and causes the processor extension not available exception 7. The exception handler for exception 7 may then decide whether to save the state of the coprocessor. A processor extension not present exception (7) will occur when attempting to execute an ESC or WAIT instruction if the Task Switched and Monitor coprocessor extension bits are both set (i.e. TS = 1 and MP = 1).

The T bit in the Intel386 DX TSS indicates that the processor should generate a debug exception when switching to a task. If T=1 then upon entry to a new task a debug exception 1 will be generated.

## 4.4.7 Initialization and Transition to Protected Mode

Since the Intel386 DX begins executing in Real Mode immediately after RESET it is necessary to initialize the system tables and registers with the appropriate values.

The GDT and IDT registers must refer to a valid GDT and IDT. The IDT should be at least 256 bytes long, and GDT must contain descriptors for the initial code, and data segments. Figure 4-17 shows the tables and Figure 4-18 the descriptors needed for a simple Protected Mode Intel386 DX system. It has a single code and single data/stack segment each four gigabytes long and a single privilege level PL = 0.

The actual method of enabling Protected Mode is to load CR0 with the PE bit set, via the MOV CR0, R/M instruction. This puts the Intel386 DX in Protected Mode.

After enabling Protected Mode, the next instruction should execute an intersegment JMP to load the CS register and flush the instruction decode queue. The final step is to load all of the data segment registers with the initial selector values.

An alternate approach to entering Protected Mode which is especially appropriate for multi-tasking operating systems, is to use the built in task-switch to load all of the registers. In this case the GDT would contain two TSS descriptors in addition to the code and data descriptors needed for the first task. The first JMP instruction in Protected Mode would jump to the TSS causing a task switch and loading all of the registers with the values stored in the TSS. The Task State Segment Register should be initialized to point to a valid TSS descriptor since a task switch saves the state of the current task in a task state segment.






Figure 4-17. Simple Protected System

DATA	SEGMENT BASI	= 15		0		pripa	SE	GMEN	TI	IMIT 15	0	P nessinonger
DESCRIPTOR	0118 (H)							SEGMENT LIMIT 150  FFFF (H)				
	BASE 31 24 00 (H)	G 1	D 1	0	0	LIMIT 19.16 F (H)	1	0 0	1	0 0 1	0	BASE 23 16 00 (H)
CODE DESCRIPTOR	SEGMENT BASE 15 0 0118 (H)						SEGMENT LIMIT 150 FFFF (H)					
283	BASE 31 24 00 (H)	G 1	D 1	0	0	LIMIT 19.16 F (H)	1	0 0	1	1 0 1	0	BASE 23 16 00 (H)
						NULL	DE	SCRIP	TO	R		IE UNIVERSE
									-	1		080
	31	- 16 6 7	24	Limited Selfs	aparis.	16	15		(4)	8		(

Figure 4-18. GDT Descriptors for Simple System

# 4.4.8 Tools for Building Protected Systems

In order to simplify the design of a protected multitasking system, Intel provides a tool which allows the system designer an easy method of constructing the data structures needed for a Protected Mode Intel386 DX system. This tool is the builder BLD-386. BLD-386 lets the operating system writer specify all of the segment descriptors discussed in the previous sections (LDTs, IDTs, GDTs, Gates, and TSSs) in a high-level language.

# 4.5 PAGING

# 4.5.1 Paging Concepts

Paging is another type of memory management useful for virtual memory multitasking operating systems. Unlike segmentation which modularizes programs and data into variable length segments, paging divides programs into multiple uniform size pages. Pages bear no direct relation to the logical



structure of a program. While segment selectors can be considered the logical "name" of a program module or data structure, a page most likely corresponds to only a portion of a module or data structure.

By taking advantage of the locality of reference displayed by most programs, only a small number of pages from each active task need be in memory at any one moment.

# 4.5.2 Paging Organization

#### 4.5.2.1 PAGE MECHANISM

The Intel386 DX uses two levels of tables to translate the linear address (from the segmentation unit) into a physical address. There are three components to the paging mechanism of the Intel386 DX: the page directory, the page tables, and the page itself (page frame). All memory-resident elements of the Intel386 DX paging mechanism are the same size, namely, 4K bytes. A uniform size for all of the elements simplifies memory allocation and reallocation schemes, since there is no problem with memory fragmentation. Figure 4-19 shows how the paging mechanism works.

## 4.5.2.2 PAGE DESCRIPTOR BASE REGISTER

CR2 is the Page Fault Linear Address register. It holds the 32-bit linear address which caused the last page fault detected.

CR3 is the Page Directory Physical Base Address Register. It contains the physical starting address of the Page Directory. The lower 12 bits of CR3 are always zero to ensure that the Page Directory is always page aligned. Loading it via a MOV CR3, reg instruction causes the Page Table Entry cache to be flushed, as will a task switch through a TSS which changes the value of CR0. (See 4.5.4 Translation Lookaside Buffer).

#### 4.5.2.3 PAGE DIRECTORY

The Page Directory is 4K bytes long and allows up to 1024 Page Directory Entries. Each Page Directory Entry contains the address of the next level of tables, the Page Tables and information about the page table. The contents of a Page Directory Entry are shown in Figure 4-20. The upper 10 bits of the linear address (A22–A31) are used as an index to select the correct Page Directory Entry.




Figure 4-19. Paging Mechanism

31 nitratego gratastitum vacanen	12 11 10	9 8	7	6	5	4	3	2	11	0
PAGE TABLE ADDRESS 3112	OS RESERVED	0	0	D	A	0	0	U — 9	R — W	Р

Figure 4-20. Page Directory Entry (Points to Page Table)



31	2	11	10	9	8	7	6	5	4	3	2	1	0
PAGE FRAME ADDRESS 3112	O E	OS RESER	RVED	of an	0	0	D	A	0	0	U	R W	P

Figure 4-21. Page Table Entry (Points to Page)

#### 4.5.2.4 PAGE TABLES

Each Page Table is 4K bytes and holds up to 1024 Page Table Entries. Page Table Entries contain the starting address of the page frame and statistical information about the page (see Figure 4-21). Address bits A12–A21 are used as an index to select one of the 1024 Page Table Entries. The 20 upperbit page frame address is concatenated with the lower 12 bits of the linear address to form the physical address. Page tables can be shared between tasks and swapped to disks.

#### 4.5.2.5 PAGE DIRECTORY/TABLE ENTRIES

The lower 12 bits of the Page Table Entries and Page Directory Entries contain statistical information about pages and page tables respectively. The **P** (Present) bit 0 indicates if a Page Directory or Page Table entry can be used in address translation. If P=1 the entry can be used for address translation; if P=0 the entry can not be used for translation. Note that the present bit of the page table entry that points to the page where code is currently being executed should always be set. Code that marks its own page not present should not be written. All of the other bits are available for use by the software. For example the remaining 31 bits could be used to indicate where on the disk the page is stored.

The A (Accessed) bit 5, is set by the Intel386 DX for both types of entries before a read or write access occurs to an address covered by the entry. The D (Dirty) bit 6 is set to 1 before a write to an address covered by that page table entry occurs. The D bit is undefined for Page Directory Entries. When the P, A and D bits are updated by the Intel386 DX, the processor generates a Read-Modify-Write cycle which locks the bus and prevents conflicts with other processors or perpherials. Software which modifies these bits should use the LOCK prefix to ensure the integrity of the page tables in multi-master systems.

The 3 bits marked **OS Reserved** in Figure 4-20 and Figure 4-21 (bits 9-11) are software definable. OSs are free to use these bits for whatever purpose they wish. An example use of the **OS Reserved** bits would be to store information about page aging. By keeping track of how long a page has been in memory since being accessed, an operating system can implement a page replacement algorithm like Least Recently Used.

The (User/Supervisor) U/S bit 2 and the (Read/Write) R/W bit 1 are used to provide protection attributes for individual pages.

# 4.5.3 Page Level Protection (R/W, U/S Bits)

The Intel386 DX provides a set of protection attributes for paging systems. The paging mechanism distinguishes between two levels of protection: User which corresponds to level 3 of the segmentation based protection, and supervisor which encompasses all of the other protection levels (0, 1, 2). Programs executing at Level 0, 1 or 2 bypass the page protection, although segmentation based protection is still enforced by the hardware.

The U/S and R/W bits are used to provide User/Supervisor and Read/Write protection for individual pages or for all pages covered by a Page Table Directory Entry. The U/S and R/W bits in the first level Page Directory Table apply to all pages described by the page table pointed to by that directory entry. The U/S and R/W bits in the second level Page Table Entry apply only to the page described by that entry. The U/S and R/W bits for a given page are obtained by taking the most restrictive of the U/S and R/W from the Page Directory Table Entries and the Page Table Entries and using these bits to address the page.

Example: If the U/S and R/W bits for the Page Directory entry were 10 and the U/S and R/W bits for the Page Table Entry were 01, the access rights for the page would be 01, the numerically smaller of the two. Table 4-4 shows the affect of the U/S and R/W bits on accessing memory.

Table 4-4. Protection Provided by R/W and U/S

U/S R/W		Permitted Level 3	Permitted Access Levels 0, 1, or 2					
0	0	None	Read/Write					
0	1	None	Read/Write					
at a	0	Read-Only	Read/Write					
-10	os 1 els	Read/Write	Read/Write					

However a given segment can be easily made readonly for level 0, 1, or 2 via the use of segmented protection mechanisms. (Section 4.4 **Protection**).



#### 4.5.4 Translation Lookaside Buffer

The Intel386 DX paging hardware is designed to support demand paged virtual memory systems. However, performance would degrade substantially if the processor was required to access two levels of tables for every memory reference. To solve this problem, the Intel386 DX keeps a cache of the most recently accessed pages, this cache is called the Translation Lookaside Buffer (TLB). The TLB is a four-way set associative 32-entry page table cache. It automatically keeps the most commonly used Page Table Entries in the processor. The 32-entry TLB coupled with a 4K page size, results in coverage of 128K bytes of memory addresses. For many common multi-tasking systems, the TLB will have a hit rate of about 98%. This means that the processor will only have to access the two-level page structure on 2% of all memory references. Figure 4-22 illustrates how the TLB complements the Intel386 DX's paging mechanism.

# 4.5.5 Paging Operation




Figure 4-22. Translation Lookaside Buffer

The paging hardware operates in the following fashion. The paging unit hardware receives a 32-bit linear address from the segmentation unit. The upper 20 linear address bits are compared with all 32 entries in the TLB to determine if there is a match. If there is a match (i.e. a TLB hit), then the 32-bit physical address is calculated and will be placed on the address bus.

However, if the page table entry is not in the TLB, the Intel386 DX will read the appropriate Page Directory Entry. If P=1 on the Page Directory Entry indicating that the page table is in memory, then the Intel386 DX will read the appropriate Page Table En-

try and set the Access bit. If P=1 on the Page Table Entry indicating that the page is in memory, the Intel386 DX will update the Access and Dirty bits as needed and fetch the operand. The upper 20 bits of the linear address, read from the page table, will be stored in the TLB for future accesses. However, if P=0 for either the Page Directory Entry or the Page Table Entry, then the processor will generate a page fault, an Exception 14.

The processor will also generate an exception 14, page fault, if the memory reference violated the page protection attributes (i.e. U/S or R/W) (e.g. trying to write to a read-only page). CR2 will hold the linear address which caused the page fault. If a second page fault occurs, while the processor is attempting to enter the service routine for the first, then the processor will invoke the page fault (exception 14) handler a second time, rather than the double fault (exception 8) handler. Since Exception 14 is classified as a fault, CS: EIP will point to the instruction causing the page fault. The 16-bit error code pushed as part of the page fault handler will contain status bits which indicate the cause of the page fault.

The 16-bit error code is used by the operating system to determine how to handle the page fault Figure 4-23A shows the format of the page-fault error code and the interpretation of the bits.

#### NOTE:

Even though the bits in the error code (U/S, W/R, and P) have similar names as the bits in the Page Directory/Table Entries, the interpretation of the error code bits is different. Figure 4-23B indicates what type of access caused the page fault.



Figure 4-23A. Page Fault Error Code Format

**U/S**: The U/S bit indicates whether the access causing the fault occurred when the processor was executing in User Mode (U/S = 1) or in Supervisor mode (U/S = 0)

**W/R**: The W/R bit indicates whether the access causing the fault was a Read (W/R = 0) or a Write (W/R = 1)

**P**: The P bit indicates whether a page fault was caused by a not-present page (P = 0), or by a page level protection violation (P = 1)

U: UNDEFINED



-	U/S	W/R	Access Type				
T	0	0	Supervisor* Read				
1	0	1	Supervisor Write				
	1	0	User Read				
	1	1	User Write				

\*Descriptor table access will fault with U/S = 0, even if the program is executing at level 3.

Figure 4-23B. Type of Access
Causing Page Fault

# 4.5.6 Operating System Responsibilities

The Intel386 DX takes care of the page address translation process, relieving the burden from an operating system in a demand-paged system. The operating system is responsible for setting up the initial page tables, and handling any page faults. The operating system also is required to invalidate (i.e. flush) the TLB when any changes are made to any of the page table entries. The operating system must reload CR3 to cause the TLB to be flushed.

Setting up the tables is simply a matter of loading CR3 with the address of the Page Directory, and allocating space for the Page Directory and the Page Tables. The primary responsibility of the operating system is to implement a swapping policy and handle all of the page faults.

A final concern of the operating system is to ensure that the TLB cache matches the information in the paging tables. In particular, any time the operating system sets the P present bit of page table entry to zero, the TLB must be flushed. Operating systems may want to take advantage of the fact that CR3 is stored as part of a TSS, to give every task or group of tasks its own set of page tables.

#### 4.6 VIRTUAL 8086 ENVIRONMENT

## 4.6.1 Executing 8086 Programs

The Intel386 DX allows the execution of 8086 application programs in both Real Mode and in the Virtual 8086 Mode (Virtual Mode). Of the two methods, Virtual 8086 Mode offers the system designer the most flexibility. The Virtual 8086 Mode allows the execution of 8086 applications, while still allowing the system designer to take full advantage of the Intel386 DX protection mechanism. In particular, the Intel386 DX allows the simultaneous execution of 8086 operating systems and its applications, and an Intel386 DX operating system and both 80286 and Intel386

DX applications. Thus, in a multi-user Intel386 DX computer, one person could be running an MS-DOS spreadsheet, another person using MS-DOS, and a third person could be running multiple Unix utilities and applications. Each person in this scenario would believe that he had the computer completely to himself. Figure 4-24 illustrates this concept.

# 4.6.2 Virtual 8086 Mode Addressing Mechanism

One of the major differences between Intel386 DX Real and Protected modes is how the segment selectors are interpreted. When the processor is executing in Virtual 8086 Mode the segment registers are used in an identical fashion to Real Mode. The contents of the segment register is shifted left 4 bits and added to the offset to form the segment base linear address.

The Intel386 DX allows the operating system to specify which programs use the 8086 style address mechanism, and which programs use Protected Mode addressing, on a per task basis. Through the use of paging, the one megabyte address space of the Virtual Mode task can be mapped to anywhere in the 4 gigabyte linear address space of the Intel386 DX. Like Real Mode, Virtual Mode effective addresses (i.e., segment offsets) that exceed 64K byte will cause an exception 13. However, these restrictions should not prove to be important, because most tasks running in Virtual 8086 Mode will simply be existing 8086 application programs.

# 4.6.3 Paging In Virtual Mode

The paging hardware allows the concurrent running of multiple Virtual Mode tasks, and provides protection and operating system isolation. Although it is not strictly necessary to have the paging hardware enabled to run Virtual Mode tasks, it is needed in order to run multiple Virtual Mode tasks or to relocate the address space of a Virtual Mode task to physical address space greater than one megabyte.

The paging hardware allows the 20-bit linear address produced by a Virtual Mode program to be divided into up to 256 pages. Each one of the pages can be located anywhere within the maximum 4 gigabyte physical address space of the Intel386 DX. In addition, since CR3 (the Page Directory Base Register) is loaded by a task switch, each Virtual Mode task can use a different mapping scheme to map pages to different physical locations. Finally, the paging hardware allows the sharing of the 8086 op-






Figure 4-24. Virtual 8086 Environment Memory Management

erating system code between multiple 8086 applications. Figure 4-24 shows how the Intel386 DX paging hardware enables multiple 8086 programs to run under a virtual memory demand paged system.

# 4.6.4 Protection and I/O Permission Bitmap

All Virtual 8086 Mode programs execute at privilege level 3, the level of least privilege. As such, Virtual 8086 Mode programs are subject to all of the protection checks defined in Protected Mode. (This is different from Real Mode which implicitly is executing at privilege level 0, the level of greatest privilege.) Thus, an attempt to execute a privileged instruction when in Virtual 8086 Mode will cause an exception 13 fault.

The following are privileged instructions, which may be executed only at Privilege Level 0. Therefore, attempting to execute these instructions in Virtual 8086 Mode (or anytime CPL > 0) causes an exception 13 fault:

```
LIDT; MOV DRn,reg; MOV reg,DRn;
LGDT; MOV TRn,reg; MOV reg,TRn;
```

```
LMSW; MOV CRn, reg; MOV reg, CRn. CLTS; HLT;
```

Several instructions, particularly those applying to the multitasking model and protection model, are available only in Protected Mode. Therefore, attempting to execute the following instructions in Real Mode or in Virtual 8086 Mode generates an exception 6 fault:

```
LTR; STR;
LLDT; SLDT; LAR; VERR;
LSL; VERW;
ARPL.
```

The instructions which are IOPL-sensitive in Protected Mode are:

```
IN; STI;
OUT; CLI
INS;
OUTS;
REP INS;
REP OUTS;
```



In Virtual 8086 Mode, a slightly different set of instructions are made IOPL-sensitive. The following instructions are IOPL-sensitive in Virtual 8086 Mode:

INT n; STI;
PUSHF; CLI;
POPF: IRET

The PUSHF, POPF, and IRET instructions are IOPL-sensitive in Virtual 8086 Mode only. This provision allows the IF flag (interrupt enable flag) to be virtualized to the Virtual 8086 Mode program. The INT n software interrupt instruction is also IOPL-sensitive in Virtual 8086 Mode. Note, however, that the INT 3 (opcode 0CCH), INTO, and BOUND instructions are not IOPL-sensitive in Virtual 8086 mode (they aren't IOPL sensitive in Protected Mode either).

Note that the I/O instructions (IN, OUT, INS, OUTS, REP INS, and REP OUTS) are **not** IOPL-sensitive in Virtual 8086 mode. Rather, the I/O instructions become automatically sensitive to the **I/O Permission Bitmap** contained in the **Intel386 DX Task State Segment**. The I/O Permission Bitmap, automatically used by the Intel386 DX in Virtual 8086 Mode, is illustrated by Figures 4.15a and 4-15b.

The I/O Permission Bitmap can be viewed as a 0–64 Kbit bit string, which begins in memory at offset Bit\_Map\_Offset in the current TSS. Bit\_Map\_Offset must be  $\leq$  DFFFH so the entire bit map and the byte FFH which follows the bit map are all at offsets  $\leq$  FFFFH from the TSS base. The 16-bit pointer Bit\_Map\_Offset (15:0) is found in the word beginning at offset 66H (102 decimal) from the TSS base, as shown in Figure 4-15a.

Each bit in the I/O Permission Bitmap corresponds to a single byte-wide I/O port, as illustrated in Figure 4-15a. If a bit is 0, I/O to the corresponding byte-wide port can occur without generating an exception. Otherwise the I/O instruction causes an exception 13 fault. Since every byte-wide I/O port must be protectable, all bits corresponding to a word-wide or dword-wide port must be 0 for the word-wide or dword-wide I/O to be permitted. If all the referenced bits are 0, the I/O will be allowed. If any referenced bits are 1, the attempted I/O will cause an exception 13 fault.

Due to the use of a pointer to the base of the I/O Permission Bitmap, the bitmap may be located anywhere within the TSS, or may be ignored completely by pointing the Bit\_Map\_Offset (15:0) beyond the limit of the TSS segment. In the same manner, only a small portion of the 64K I/O space need have an associated map bit, by adjusting the TSS limit to truncate the bitmap. This eliminates the commitment of 8K of memory when a complete bitmap is not required, while allowing the fully general case if desired.

EXAMPLE OF BITMAP FOR I/O PORTS 0-255: Setting the TSS limit to {bit\_Map\_Offset + 31 +1\*\*} [\*\* see note below] will allow a 32-byte bitmap for the I/O ports #0-255, plus a terminator byte of all 1's [\*\* see note below]. This allows the I/O bitmap to control I/O Permission to I/O port 0-255 while causing an exception 13 fault on attempted I/O to any I/O port 80256 through 65,565.

\*\*IMPORTANT IMPLEMENTATION NOTE: Beyond the last byte of I/O mapping information in the I/O Permission Bitmap must be a byte containing all 1's. The byte of all 1's must be within the limit of the Intel386 DX TSS segment (see Figure 4-15a).

# 4.6.5 Interrupt Handling

In order to fully support the emulation of an 8086 machine, interrupts in Virtual 8086 Mode are handled in a unique fashion. When running in Virtual Mode all interrupts and exceptions involve a privilege change back to the host Intel386 DX operating system. The Intel386 DX operating system determines if the interrupt comes from a Protected Mode application or from a Virtual Mode program by examining the VM bit in the EFLAGS image stored on the stack.

When a Virtual Mode program is interrupted and execution passes to the interrupt routine at level 0, the VM bit is cleared. However, the VM bit is still set in the EFLAG image on the stack.

The Intel386 DX operating system in turn handles the exception or interrupt and then returns control to the 8086 program. The Intel386 DX operating system may choose to let the 8086 operating system handle the interrupt or it may emulate the function of the interrupt handler. For example, many 8086 operating system calls are accessed by PUSHing parameters on the stack, and then executing an INT n instruction. If the IOPL is set to 0 then all INT n instructions will be intercepted by the Intel386 DX Microprocessor operating system. The Intel386 DX operating system could emulate the 8086 operating system's call. Figure 4-25 shows how the Intel386 DX operating system could intercept an 8086 operating system's call to "Open a File".

An Intel386 DX operating system can provide a Virtual 8086 Environment which is totally transparent to the application software via intercepting and then emulating 8086 operating system's calls, and intercepting IN and OUT instructions.



# 4.6.6 Entering and Leaving Virtual 8086 Mode

Virtual 8086 mode is entered by executing an IRET instruction (at CPL = 0), or Task Switch (at any CPL) to an Intel386 DX task whose Intel386 DX TSS has a FLAGS image containing a 1 in the VM bit position while the processor is executing in Protected Mode. That is, one way to enter Virtual 8086 mode is to switch to a task with an Intel386 DX TSS that has a 1 in the VM bit in the EFLAGS image. The other way is to execute a 32-bit IRET instruction at privilege level 0, where the stack has a 1 in the VM bit in the EFLAGS image. POPF does not affect the VM bit, even if the processor is in Protected Mode or level 0. and so cannot be used to enter Virtual 8086 Mode. PUSHF always pushes a 0 in the VM bit, even if the processor is in Virtual 8086 Mode, so that a program cannot tell if it is executing in REAL mode, or in Virtual 8086 mode.

The VM bit can be set by executing an IRET instruction only at privilege level 0, or by any instruction or Interrupt which causes a task switch in Protected Mode (with VM=1 in the new FLAGS image), and can be cleared only by an interrupt or exception in Virtual 8086 Mode. IRET and POPF instructions executed in REAL mode or Virtual 8086 mode will not change the value in the VM bit.

The transition out of virtual 8086 mode to Intel386 DX protected mode occurs only on receipt of an interrupt or exception (such as due to a sensitive instruction). In Virtual 8086 mode, all interrupts and exceptions vector through the protected mode IDT, and enter an interrupt handler in protected Intel386 DX mode. That is, as part of interrupt processing, the VM bit is cleared.

Because the matching IRET must occur from level 0, if an Interrupt or Trap Gate is used to field an interrupt or exception out of Virtual 8086 mode, the Gate must perform an inter-level interrupt only to level 0. Interrupt or Trap Gates through conforming segments, or through segments with DPL>0, will raise a GP fault with the CS selector as the error code.

#### 4.6.6.1 TASK SWITCHES TO/FROM VIRTUAL 8086 MODE

Tasks which can execute in virtual 8086 mode must be described by a TSS with the new Intel386 DX format (TYPE 9 or 11 descriptor).

A task switch out of virtual 8086 mode will operate exactly the same as any other task switch out of a task with an Intel386 DX TSS. All of the programmer visible state, including the FLAGS register with the VM bit set to 1, is stored in the TSS. The segment

registers in the TSS will contain 8086 segment base values rather than selectors.

A task switch into a task described by an Intel386 DX TSS will have an additional check to determine if the incoming task should be resumed in virtual 8086 mode. Tasks described by 80286 format TSSs cannot be resumed in virtual 8086 mode, so no check is required there (the FLAGS image in 80286 format TSS has only the low order 16 FLAGS bits). Before loading the segment register images from an Intel386 DX TSS, the FLAGS image is loaded, so that the segment registers are loaded from the TSS image as 8086 segment base values. The task is now ready to resume in virtual 8086 execution mode.

# 4.6.6.2 TRANSITIONS THROUGH TRAP AND INTERRUPT GATES, AND IRET

A task switch is one way to enter or exit virtual 8086 mode. The other method is to exit through a Trap or Interrupt gate, as part of handling an interrupt, and to enter as part of executing an IRET instruction. The transition out must use an Intel386 DX Trap Gate (Type 14), or Intel386 DX Interrupt Gate (Type 15), which must point to a non-conforming level 0 segment (DPL=0) in order to permit the trap handler to IRET back to the Virtual 8086 program. The Gate must point to a non-conforming level 0 segment to perform a level switch to level 0 so that the matching IRET can change the VM bit. Intel386 DX gates must be used, since 80286 gates save only the low 16 bits of the FLAGS register, so that the VM bit will not be saved on transitions through the 80286 gates. Also, the 16-bit IRET (presumably) used to terminate the 80286 interrupt handler will pop only the lower 16 bits from FLAGS, and will not affect the VM bit. The action taken for an Intel386 DX Trap or Interrupt gate if an interrupt occurs while the task is executing in virtual 8086 mode is given by the following sequence.

- (1) Save the FLAGS register in a temp to push later. Turn off the VM and TF bits, and if the interrupt is serviced by an Interrupt Gate, turn off IF also.
- (2) Interrupt and Trap gates must perform a level switch from 3 (where the VM86 program executes) to level 0 (so IRET can return). This process involves a stack switch to the stack given in the TSS for privilege level 0. Save the Virtual 8086 Mode SS and ESP registers to push in a later step. The segment register load of SS will be done as a Protected Mode segment load, since the VM bit was turned off above.
- (3) Push the 8086 segment register values onto the new stack, in the order: GS, FS, DS, ES. These are pushed as 32-bit quantities, with undefined values in the upper 16 bits. Then load these 4 registers with null selectors (0).






Figure 4-25. Virtual 8086 Environment Interrupt and Call Handling

- (4) Push the old 8086 stack pointer onto the new stack by pushing the SS register (as 32-bits, high bits undefined), then pushing the 32-bit ESP register saved above.
- (5) Push the 32-bit FLAGS register saved in step 1.
- (6) Push the old 8086 instruction pointer onto the new stack by pushing the CS register (as 32-bits, high bits undefined), then pushing the 32-bit EIP register.
- (7) Load up the new CS:EIP value from the interrupt gate, and begin execution of the interrupt routine in protected Intel386 DX mode.

The transition out of virtual 8086 mode performs a level change and stack switch, in addition to changing back to protected mode. In addition, all of the 8086 segment register images are stored on the stack (behind the SS:ESP image), and then loaded with null (0) selectors before entering the interrupt handler. This will permit the handler to safely save and restore the DS, ES, FS, and GS registers as 80286 selectors. This is needed so that interrupt handlers which don't care about the mode of the interrupted program can use the same prolog and epilog code for state saving (i.e. push all registers in prolog, pop all in epilog) regardless of whether or not a "native" mode or Virtual 8086 mode program was interrupted. Restoring null selectors to these registers before executing the IRET will not cause a trap in the interrupt handler. Interrupt routines which expect values in the segment registers, or return values in segment registers will have to obtain/return values from the 8086 register images pushed onto the new stack. They will need to know the mode of the interrupted program in order to know where to find/return segment registers, and also to know how to interpret segment register values.

The IRET instruction will perform the inverse of the above sequence. Only the extended Intel386 DXs IRET instruction (operand size=32) can be used, and must be executed at level 0 to change the VM bit to 1.

- (1) If the NT bit in the FLAGs register is on, an intertask return is performed. The current state is stored in the current TSS, and the link field in the current TSS is used to locate the TSS for the interrupted task which is to be resumed.
  - Otherwise, continue with the following sequence.
- (2) Read the FLAGS image from SS:8[ESP] into the FLAGS register. This will set VM to the value active in the interrupted routine.
- (3) Pop off the instruction pointer CS:EIP. EIP is popped first, then a 32-bit word is popped which contains the CS value in the lower 16 bits. If VM=0, this CS load is done as a protected mode segment load. If VM=1, this will be done as an 8086 segment load.
- (4) Increment the ESP register by 4 to bypass the FLAGS image which was "popped" in step 1.
- (5) If VM=1, load segment registers ES, DS, FS, and GS from memory locations SS:[ESP+8], SS:[ESP+12], SS:[ESP+16], and SS:[ESP+20], respectively, where the new val-



ue of ESP stored in step 4 is used. Since VM=1, these are done as 8086 segment register loads. Else if VM=0, check that the selectors in ES, DS, FS, and GS are valid in the interrupted routine. Null out invalid selectors to trap if an attempt is made to access through them.

- (6) If (RPL(CS) > CPL), pop the stack pointer SS:ESP from the stack. The ESP register is popped first, followed by 32-bits containing SS in the lower 16 bits. If VM=0, SS is loaded as a protected mode segment register load. If VM=1, an 8086 segment register load is used.
- (7) Resume execution of the interrupted routine. The VM bit in the FLAGS register (restored from the interrupt routine's stack image in step 1) determines whether the processor resumes the interrupted routine in Protected mode of Virtual 8086 mode.

### 5. FUNCTIONAL DATA

### 5.1 INTRODUCTION

The Intel386 DX features a straightforward functional interface to the external hardware. The Intel386 DX has separate, parallel buses for data and address. The data bus is 32-bits in width, and bidirectional. The address bus outputs 32-bit address values in the most directly usable form for the high-speed local bus: 4 individual byte enable signals, and the 30 upper-order bits as a binary value. The data and address buses are interpreted and controlled with their associated control signals.

A dynamic data bus sizing feature allows the processor to handle a mix of 32- and 16-bit external buses on a cycle-by-cycle basis (see 5.3.4 Data Bus Sizing). If 16-bit bus size is selected, the Intel386 DX automatically makes any adjustment needed, even performing another 16-bit bus cycle to complete the transfer if that is necessary. 8-bit peripheral devices may be connected to 32-bit or 16-bit buses with no loss of performance. A new address pipelining option is provided and applies to 32-bit and 16-bit buses for substantially improved memory utilization, especially for the most heavily used memory resources.

The address pipelining option, when selected, typically allows a given memory interface to operate with one less wait state than would otherwise be required (see 5.4.2 Address Pipelining). The pipelined bus is also well suited to interleaved memory designs. When address pipelining is requested by the external hardware, the Intel386 DX will output the address and bus cycle definition of the next bus cycle (if it is internally available) even while waiting for the current cycle to be acknowledged.

Non-pipelined address timing, however, is ideal for external cache designs, since the cache memory will typically be fast enough to allow non-pipelined cycles. For maximum design flexibility, the address pipelining option is selectable on a cycle-by-cycle basis.

The processor's bus cycle is the basic mechanism for information transfer, either from system to processor, or from processor to system. Intel386 DX bus cycles perform data transfer in a minimum of only two clock periods. On a 32-bit data bus, the maximum Intel386 DX transfer bandwidth at 20 MHz is therefore 40 MBytes/sec, at 25 MHz bandwidth, is 50 Mbytes/sec, and at 33 MHz bandwidth, is 66 Mbytes/sec. Any bus cycle will be extended for more than two clock periods, however, if external hardware withholds acknowledgement of the cycle. At the appropriate time, acknowledgement is signalled by asserting the Intel386 DX READY# input.

The Intel386 DX can relinquish control of its local buses to allow mastership by other devices, such as direct memory access channels. When relinquished, HLDA is the only output pin driven by the Intel386 DX providing near-complete isolation of the processor from its system. The near-complete isolation characteristic is ideal when driving the system from test equipment, and in fault-tolerant applications.

Functional data covered in this chapter describes the processor's hardware interface. First, the set of signals available at the processor pins is described (see 5.2 Signal Description). Following that are the signal waveforms occurring during bus cycles (see 5.3 Bus Transfer Mechanism, 5.4 Bus Functional Description and 5.5 Other Functional Descriptions).

### 5.2 SIGNAL DESCRIPTION

## 5.2.1 Introduction

Ahead is a brief description of the Intel386 DX input and output signals arranged by functional groups. Note the # symbol at the end of a signal name indicates the active, or asserted, state occurs when the signal is at a low voltage. When no # is present after the signal name, the signal is asserted when at the high voltage level.

Example signal: M/IO# — High voltage indicates

Memory selected

Low voltage indicates
 I/O selected






Figure 5-1. Functional Signal Groups




Figure 5-2. CLK2 Signal and Internal Processor Clock

The signal descriptions sometimes refer to AC timing parameters, such as "t<sub>25</sub> Reset Setup Time" and "t<sub>26</sub> Reset Hold Time." The values of these parameters can be found in Tables 7-4 and 7-5.

## 5.2.2 Clock (CLK2)

CLK2 provides the fundamental timing for the Intel386 DX. It is divided by two internally to generate the internal processor clock used for instruction execution. The internal clock is comprised of two phases, "phase one" and "phase two." Each CLK2 period is a phase of the internal clock. Figure 5-2 illustrates the relationship. If desired, the phase of the internal processor clock can be synchronized to a known phase by ensuring the RESET signal falling edge meets its applicable setup and hold times, t<sub>25</sub> and t<sub>26</sub>.

## 5.2.3 Data Bus (D0 through D31)

These three-state bidirectional signals provide the general purpose data path between the Intel386 DX

and other devices. Data bus inputs and outputs indicate "1" when HIGH. The data bus can transfer data on 32- and 16-bit buses using a data bus sizing feature controlled by the BS16# input. See section 5.2.6 Bus Contol. Data bus reads require that read data setup and hold times t<sub>21</sub> and t<sub>22</sub> be met for correct operation. In addition, the Intel386 DX requires that all data bus pins be at a valid logic state (high or low) at the end of each read cycle, when READY# is asserted. During any write operation (and during halt cycles and shutdown cycles), the Intel386 DX always drives all 32 signals of the data bus even if the current bus size is 16-bits.

## 5.2.4 Address Bus (BE0# through BE3#, A2 through A31)

These three-state outputs provide physical memory addresses or I/O port addresses. The address bus is capable of addressing 4 gigabytes of physical memory space (00000000H through FFFFFFFFH), and 64 kilobytes of I/O address space (00000000H through 0000FFFFH) for programmed I/O. I/O



transfers automatically generated for Intel386 DX-tocoprocessor communication use I/O addresses 800000F8H through 800000FFH, so A31 HIGH in conjunction with M/IO# LOW allows simple generation of the coprocessor select signal.

The Byte Enable outputs, BE0#-BE3#, directly indicate which bytes of the 32-bit data bus are involved with the current transfer. This is most convenient for external hardware.

BE0# applies to D0-D7 BE1# applies to D8-D15 BE2# applies to D16-D23 BE3# applies to D24-D31

The number of Byte Enables asserted indicates the physical size of the operand being transferred (1, 2, 3, or 4 bytes). Refer to section **5.3.6 Operand Alignment**.

When a memory write cycle or I/O write cycle is in progress, and the operand being transferred occupies **only** the upper 16 bits of the data bus (D16–D31), duplicate data is simultaneously presented on the corresponding lower 16-bits of the data bus (D0–D15). This duplication is performed for optimum write performance on 16-bit buses. The pattern of write data duplication is a function of the Byte Enables asserted during the write cycle. Table 5-1 lists the write data present on D0–D31, as a function of the asserted Byte Enable outputs BE0#–BE3#.

## 5.2.5 Bus Cycle Definition Signals (W/R#, D/C#, M/IO#, LOCK#)

These three-state outputs define the type of bus cycle being performed. W/R# distinguishes between write and read cycles. D/C# distinguishes between data and control cycles. M/IO# distinguishes between memory and I/O cycles. LOCK# distinguishes between locked and unlocked bus cycles.

The primary bus cycle definition signals are W/R#, D/C# and M/IO#, since these are the signals driven valid as the ADS# (Address Status output) is driven asserted. The LOCK# is driven valid at the same time as the first locked bus cycle begins, which due to address pipelining, could be later than ADS# is driven asserted. See **5.4.3.4 Pipelined Address.** The LOCK# is negated when the READY# input terminates the last bus cycle which was locked.

Exact bus cycle definitions, as a function of W/R#, D/C#, and M/IO#, are given in Table 5-2. Note one combination of W/R#, D/C# and M/IO# is never given when ADS# is asserted (however, that combination, which is listed as "does not occur," may occur during idle bus states when ADS# is not asserted). If M/IO#, D/C#, and W/R# are qualified by ADS# asserted, then a decoding scheme may be simplified by using this definition of the "does not occur" combination.

Table 5-1. Write Data Duplication as a Function of BE0#-BE3#

Inte	386TM DX	Byte Ena	bles	li	Intel386™ DX Write Data						
BE3#	High High High High Low High Low High Low High High		BEO#	D24-D31	D16-D23	D8-D15	D0-D7	Duplication			
High	High	High	Low	undef	undef	undef	A	No No			
High	High	Low	High	undef	undef	В	undef	No			
High	Low	High	High	undef	C	undef	C	Yes			
Low	High	High	High	D	undef	D	undef	Yes			
High	High	Low	Low	undef	undef	point and	amst <sub>A</sub> d	No			
High	Low	Low	High	undef	C	Ballin	undef	No			
Low	Low	High	High	D	С	D Day	C	Yes			
High	Low	Low	Low	undef	C	В	A	No			
Low	Low	Low	High	D	C	В	undef	No			
Low	Low	Low	Low	D	C	B	A A	No			

Kev:

D = logical write data d24-d31

C = logical write data d16-d23

B = logical write data d8-d15

A = logical write data d0-d7



Table 5-2. Bus Cycle Definition

M/IO#	D/C#	W/R#	Bus Cyc	Locked?			
Low	Low	Low	INTERRUPT ACKN	INTERRUPT ACKNOWLEDGE			
Low	Low	High	does not occur	does not occur			
Low	High	Low	I/O DATA READ	No			
Low	High	High	I/O DATA WRITE	No			
High	Low	Low	MEMORY CODE R	No			
High	Low	High	HALT: Address = 2	SHUTDOWN: Address = 0	No		
	nic coprecessi s, address bus	to the munition to the detail out the detail out the details, the	(BE0# High BE1# High	(BE0# Low BE1# High BE2# High BE3# High A2-A31 Low)	nie section description descri		
High	High	Low	MEMORY DATA R	MEMORY DATA READ			
High	High	High	MEMORY DATA W	MEMORY DATA WRITE			

## 5.2.6 Bus Control Signals (ADS#, READY#, NA#, BS16#)

#### 5.2.6.1 INTRODUCTION

The following signals allow the processor to indicate when a bus cycle has begun, and allow other system hardware to control address pipelining, data bus width and bus cycle termination.

### 5.2.6.2 ADDRESS STATUS (ADS#)

This three-state output indicates that a valid bus cycle definition, and address (W/R#, D/C#, M/IO#, BE0#-BE3#, and A2-A31) is being driven at the Intel386 DX pins. It is asserted during T1 and T2P bus states (see 5.4.3.2 Non-pipelined Address and 5.4.3.4 Pipelined Address for additional information on bus states).

### 5.2.6.3 TRANSFER ACKNOWLEDGE (READY#)

This input indicates the current bus cycle is complete, and the active bytes indicated by BE0#-BE3# and BS16# are accepted or provided. When READY# is sampled asserted during a read cycle or interrupt acknowledge cycle, the Intel386 DX latches the input data and terminates the cycle. When READY# is sampled asserted during a write cycle, the processor terminates the bus cycle.

READY# is ignored on the first bus state of all bus cycles, and sampled each bus state thereafter until asserted. READY# must eventually be asserted to acknowledge every bus cycle, including Halt Indication and Shutdown Indication bus cycles. When being sampled, READY must always meet setup and

hold times t<sub>19</sub> and t<sub>20</sub> for correct operation. See all sections of **5.4 Bus Functional Description**.

#### 5.2.6.4 NEXT ADDRESS REQUEST (NA#)

This is used to request address pipelining. This input indicates the system is prepared to accept new values of BE0#-BE3#, A2-A31, W/R#, D/C# and M/IO# from the Intel386 DX even if the end of the current cycle is not being acknowledged on READY#. If this input is asserted when sampled, the next address is driven onto the bus, provided the next bus request is already pending internally. See 5.4.2 Address Pipelining and 5.4.3 Read and Write Cycles. NA# must always meet setup and hold times, t<sub>15</sub> and t<sub>16</sub>, for correct operation.

### 5.2.6.5 BUS SIZE 16 (BS16#)

The BS16# feature allows the Intel386 DX to directly connect to 32-bit and 16-bit data buses. Asserting this input constrains the current bus cycle to use only the lower-order half (D0-D15) of the data bus, corresponding to BE0# and BE1#. Asserting BS16# has no additional effect if only BE0# and/or BE1# are asserted in the current cycle. However, during bus cycles asserting BE2# or BE3#, asserting BS16# will automatically cause the Intel386 DX to make adjustments for correct transfer of the upper bytes(s) using only physical data signals D0-D15.

If the operand spans both halves of the data bus and BS16# is asserted, the Intel386 DX will automatically perform another 16-bit bus cycle. BS16# must always meet setup and hold times  $t_{\rm 17}$  and  $t_{\rm 18}$  for correct operation.



Intel386 DX I/O cycles are automatically generated for coprocessor communication. Since the Intel386 DX must transfer 32-bit quantities between itself and the Intel387 DX, BS16# must not be asserted during Intel387 DX communication cycles.

## 5.2.7 Bus Arbitration Signals (HOLD, HLDA)

#### 5.2.7.1 INTRODUCTION

This section describes the mechanism by which the processor relinquishes control of its local buses when requested by another bus master device. See 5.5.1 Entering and Exiting Hold Acknowledge for additional information.

### 5.2.7.2 BUS HOLD REQUEST (HOLD)

This input indicates some device other than the Intel386 DX requires bus mastership.

HOLD must remain asserted as long as any other device is a local bus master. HOLD is not recognized while RESET is asserted. If RESET is asserted while HOLD is asserted, RESET has priority and places the bus into an idle state, rather than the hold acknowledge (high impedance) state.

HOLD is level-sensitive and is a synchronous input. HOLD signals must always meet setup and hold times  $t_{23}$  and  $t_{24}$  for correct operation.

### 5.2.7.3 BUS HOLD ACKNOWLEDGE (HLDA)

Assertion of this output indicates the Intel386 DX has relinquished control of its local bus in response to HOLD asserted, and is in the bus Hold Acknowledge state.

The Hold Acknowledge state offers near-complete signal isolation. In the Hold Acknowledge state, HLDA is the only signal being driven by the Intel386 DX. The other output signals or bidirectional signals (D0-D31, BE0#-BE3#, A2-A31, W/R#, D/C#, M/IO#, LOCK# and ADS#) are in a high-impedance state so the requesting bus master may control them. Pullup resistors may be desired on several signals to avoid spurious activity when no bus master is driving them. See 7.2.3 Resistor Recommendations. Also, one rising edge occuring on the NMI input during Hold Acknowledge is remembered, for processing after the HOLD input is negated.

In addition to the normal usage of Hold Acknowledge with DMA controllers or master peripherals,

the near-complete isolation has particular attractiveness during system test when test equipment drives the system, and in hardware-fault-tolerant applications.

## 5.2.8 Coprocessor Interface Signals (PEREQ, BUSY #, ERROR #)

#### 5.2.8.1 INTRODUCTION

In the following sections are descriptions of signals dedicated to the numeric coprocessor interface. In addition to the data bus, address bus, and bus cycle definition signals, these following signals control communication between the Intel386 DX and its Intel387 DX processor extension.

### 5.2.8.2 COPROCESSOR REQUEST (PEREQ)

When asserted, this input signal indicates a coprocessor request for a data operand to be transferred to/from memory by the Intel386 DX. In response, the Intel386 DX transfers information between the coprocessor and memory. Because the Intel386 DX has internally stored the coprocessor opcode being executed, it performs the requested data transfer with the correct direction and memory address.

PEREQ is level-sensitive and is allowed to be asynchronous to the CLK2 signal.

### 5.2.8.3 COPROCESSOR BUSY (BUSY#)

When asserted, this input indicates the coprocessor is still executing an instruction, and is not yet able to accept another. When the Intel386 DX encounters any coprocessor instruction which operates on the numeric stack (e.g. load, pop, or arithmetic operation), or the WAIT instruction, this input is first automatically sampled until it is seen to be negated. This sampling of the BUSY# input prevents overrunning the execution of a previous coprocessor instruction.

The FNINIT and FNCLEX coprocessor instructions are allowed to execute even if BUSY# is asserted, since these instructions are used for coprocessor initialization and exception-clearing.

BUSY# is level-sensitive and is allowed to be asynchronous to the CLK2 signal.

BUSY# serves an additional function. If BUSY# is sampled LOW at the falling edge of RESET, the Intel386 DX performs an internal self-test (see 5.5.3 Bus Activity During and Following Reset). If BUSY# is sampled HIGH, no self-test is performed.



### 5.2.8.4 COPROCESSOR ERROR (ERROR#)

This input signal indicates that the previous coprocessor instruction generated a coprocessor error of a type not masked by the coprocessor's control register. This input is automatically sampled by the Intel386 DX when a coprocessor instruction is encountered, and if asserted, the Intel386 DX generates exception 16 to access the error-handling software.

Several coprocessor instructions, generally those which clear the numeric error flags in the coprocessor or save coprocessor state, do execute without the Intel386 DX generating exception 16 even if ERROR# is asserted. These instructions are FNINIT, FNCLEX, FSTSW, FSTSWAX, FSTCW, FSTENV, FSAVE, FESTENV and FESAVE.

ERROR# is level-sensitive and is allowed to be asynchronous to the CLK2 signal.

## 5.2.9 Interrupt Signals (INTR, NMI, RESET)

#### 5.2.9.1 INTRODUCTION

The following descriptions cover inputs that can interrupt or suspend execution of the processor's current instruction stream.

#### **5.2.9.2 MASKABLE INTERRUPT REQUEST (INTR)**

When asserted, this input indicates a request for interrupt service, which can be masked by the Intel386 DX Flag Register IF bit. When the Intel386 DX responds to the INTR input, it performs two interrupt acknowledge bus cycles, and at the end of the second, latches an 8-bit interrupt vector on D0-D7 to identify the source of the interrupt.

INTR is level-sensitive and is allowed to be asynchronous to the CLK2 signal. To assure recognition of an INTR request, INTR should remain asserted until the first interrupt acknowledge bus cycle begins.

## 5.2.9.3 NON-MASKABLE INTERRUPT REQUEST (NMI)

This input indicates a request for interrupt service, which cannot be masked by software. The non-

maskable interrupt request is always processed according to the pointer or gate in slot 2 of the interrupt table. Because of the fixed NMI slot assignment, no interrupt acknowledge cycles are performed when processing NMI.

NMI is rising edge-sensitive and is allowed to be asynchronous to the CLK2 signal. To assure recognition of NMI, it must be negated for at least eight CLK2 periods, and then be asserted for at least eight CLK2 periods.

Once NMI processing has begun, no additional NMI's are processed until after the next IRET instruction, which is typically the end of the NMI service routine. If NMI is re-asserted prior to that time, however, one rising edge on NMI will be remembered for processing after executing the next IRET instruction.

### 5.2.9.4 RESET (RESET)

This input signal suspends any operation in progress and places the Intel386 DX in a known reset state. The Intel386 DX is reset by asserting RESET for 15 or more CLK2 periods (80 or more CLK2 periods before requesting self test). When RESET is asserted, all other input pins are ignored, and all other bus pins are driven to an idle bus state as shown in Table 5-3. If RESET and HOLD are both asserted at a point in time, RESET takes priority even if the Intel386 DX was in a Hold Acknowledge state prior to RESET asserted.

RESET is level-sensitive and must be synchronous to the CLK2 signal. If desired, the phase of the internal processor clock, and the entire Intel386 DX state can be completely synchronized to external circuitry by ensuring the RESET signal falling edge meets its applicable setup and hold times,  $t_{25}$  and  $t_{26}$ .

Table 5-3. Pin State (Bus Idle) During Reset

Pin Name	Signal Level During Reset
ADS#	High
D0-D31	High Impedance
BE0#-BE3#	Low
A2-A31	High
W/R#	Low
D/C#	High
101/10#	Low
LOCK#	Distance and High
HLDA	lett ed yem a Low be tred



## 5.2.10 Signal Summary

Table 5-4 summarizes the characteristics of all Intel386 DX signals.

Table 5-4. Intel386™ DX Signal Summary

Signal Name	Signal Function	Active State	Input/ Output	Input Synch or Asynch to CLK2	Output High Impedance During HLDA?
CLK2	Clock	-0800	genelaby	,anol <del>o</del> niani	ndesecon <del>qu</del> it leidw
D0-D31	Data Bus	High	1/0	S	Yes
BE0#-BE3#	Byte Enables	Low	0	ating <del>«</del> captic	Yes Yes
A2-A31	Address Bus	High	0	HOUSE INSTITUTED	Yes
W/R#	Write-Read Indication	High	0	SVARSA b	Yes
D/C#	Data-Control Indication	High	0	ii bris—rviller	Yes AOA
M/IO#	Memory-I/O Indication	High	0	ALKZ SIGNAL	Yes
LOCK#	Bus Lock Indication	Low	0	ribriy <del>al</del> amal	Yes
ADS#	Address Status	Low	0	-	Yes
NA#	Next Address Request	Low	.1	S	THE COLUMN
BS16#	Bus Size 16	Low	1	S	TOWNSHIM I.E.
READY#	Transfer Acknowledge	Low	processors	S	ixe briegate no four
HOLD	Bus Hold Request	High	Î	S	nsa'us nol <u>to</u> entshi tr
HLDA	Bus Hold Acknowledge	High	0	a reducati	No
PEREQ	Coprocessor Request	High	t tiens losso a	A	n sult hanagag had
BUSY#	Coprocessor Busy	Low	dni siti yd t	A d ne	rept eerwise, which
ERROR#	Coprocessor Error	Low	or organism	Α	The house of the light
INTR	Maskable Interrupt Request	High	ent iq one	A	snowled <u>d</u> e bus cycl
NMI as one	Non-Maskable Intrpt Request	High	1	A	To source of with
RESET OF THE	Reset	High	L	S	Managa In Tal

### **5.3 BUS TRANSFER MECHANISM**

#### 5.3.1 Introduction

All data transfers occur as a result of one or more bus cycles. Logical data operands of byte, word and double-word lengths may be transferred without restrictions on physical address alignment. Any byte boundary may be used, although two or even three physical bus cycles are performed as required for unaligned operand transfers. See 5.3.4 Dynamic Data Bus Sizing and 5.3.6 Operand Alignment.

The Intel386 DX address signals are designed to simplify external system hardware. Higher-order address bits are provided by A2-A31. Lower-order address in the form of BE0#-BE3# directly provides linear selects for the four bytes of the 32-bit data bus. Physical operand size information is thereby implicitly provided each bus cycle in the most usable form.

Byte Enable outputs BE0#-BE3# are asserted when their associated data bus bytes are involved with the present bus cycle, as listed in Table 5-5. During a bus cycle, any possible pattern of contiguous, asserted Byte Enable outputs can occur, but never patterns having a negated Byte Enable separating two or three asserted Enables.



Address bits A0 and A1 of the physical operand's base address can be created when necessary (for instance, for MULTIBUS I or MULTIBUS II interface), as a function of the lowest-order asserted Byte Enable. This is shown by Table 5-6. Logic to generate A0 and A1 is given by Figure 5-3.

Table 5-5. Byte Enables and Associated
Data and Operand Bytes

Byte Enable Signal	Associated Data Bus Signals							
BEO#	D0-D7	(byte 0—least significant)						
BE1#	D8-D15	(byte 1)						
BE2#	D16-D23	(byte 2)						
BE3#	D24-D31	(byte 3-most significant)						

Table 5-6. Generating A0-A31 from BE0#-BE3# and A2-A31

Intel386™ DX Address Signals										
A31		A2			BE3#	BE2#	BE1#	BE0#		
	Physic Add									
A31	TROUBLE.	A2	A1	A0						
A31	31489.8	A2	0	0	X	X	X	Low		
A31		A2	0	1	X	X	Low	High		
A31		A2	1	0	X	Low	High	High		
A31		A2	1	1	Low	High	High	High		




Figure 5-3. Logic to Generate A0, A1 from BE0#-BE3#


Each bus cycle is composed of at least two bus states. Each bus state requires one processor clock period. Additional bus states added to a single bus cycle are called wait states. See **5.4 Bus Functional Description**.

Since a bus cycle requires a minimum of two bus states (equal to two processor clock periods), data can be transferred between external devices and the Intel386 DX at a maximum rate of one 4-byte Dword every two processor clock periods, for a maximum bus bandwidth of 66 megabytes/second (Intel386 DX operating at 33 MHz processor clock rate).

## 5.3.2 Memory and I/O Spaces

Bus cycles may access physical memory space or I/O space. Peripheral devices in the system may either be memory-mapped, or I/O-mapped, or both. As shown in Figure 5-4, physical memory addresses range from 00000000H to FFFFFFFFFH (4 gigabytes) and I/O addresses from 00000000H to 0000FFFH (64 kilobytes) for programmed I/O. Note the I/O addresses used by the automatic I/O cycles for coprocessor communication are 800000F8H to 800000FFH, beyond the address range of programmed I/O, to allow easy generation of a coprocessor chip select signal using the A31 and M/IO# signals.





Since A31 is HIGH during automatic communication with coprocessor, A31 HIGH and M/IO# LOW can be used to easily generate a coprocessor select signal.

Figure 5-4. Physical Memory and I/O Spaces

## 5.3.3 Memory and I/O Organization

The Intel386 DX datapath to memory and I/O spaces can be 32 bits wide or 16 bits wide. When 32-bits wide, memory and I/O spaces are organized naturally as arrays of physical 32-bit Dwords. Each memory or I/O Dword has four individually addressable bytes at consecutive byte addresses. The lowest-addressed byte is associated with data signals D0-D7; the highest-addressed byte with D24-D31.

The Intel386 DX includes a bus control input, BS16#, that also allows direct connection to 16-bit memory or I/O spaces organized as a sequence of 16-bit words. Cycles to 32-bit and 16-bit memory or I/O devices may occur in any sequence, since the BS16# control is sampled during each bus cycle. See 5.3.4 Dynamic Data Bus Sizing. The Byte Enable signals, BE0#-BE3#, allow byte granularity when addressing any memory or I/O structure, whether 32 or 16 bits wide.

## 5.3.4 Dynamic Data Bus Sizing

Dynamic data bus sizing is a feature allowing direct processor connection to 32-bit or 16-bit data buses for memory or I/O. A single processor may connect to both size buses. Transfers to or from 32- or 16-bit ports are supported by dynamically determining the bus width during each bus cycle. During each bus cycle an address decoding circuit or the slave de-

vice itself may assert BS16# for 16-bit ports, or negate BS16# for 32-bit ports.

With BS16# asserted, the processor automatically converts operand transfers larger than 16 bits, or misaligned 16-bit transfers, into two or three transfers as required. All operand transfers physically occur on D0-D15 when BS16# is asserted. Therefore, 16-bit memories or I/O devices only connect on data signals D0-D15. No extra transceivers are required.

Asserting BS16# only affects the processor when BE2# and/or BE3# are asserted during the current cycle. If only D0-D15 are involved with the transfer, asserting BS16# has no affect since the transfer can proceed normally over a 16-bit bus whether BS16# is asserted or not. In other words, asserting BS16# has no effect when only the lower half of the bus is involved with the current cycle.

There are two types of situations where the processor is affected by asserting BS16#, depending on which Byte Enables are asserted during the current bus cycle:

Upper Half Only:
Only BE2# and/or BE3# asserted.

Upper and Lower Half:
At least BE1#, BE2# asserted (and perhaps also BE0# and/or BE3#).

Effect of asserting BS16# during "upper half only" read cycles:

Asserting BS16# during "upper half only" reads causes the Intel386 DX to read data on the lower 16 bits of the data bus and ignore data on the upper 16 bits of the data bus. Data that would have been read from D16-D31 (as indicated by BE2# and BE3#) will instead be read from D0-D15 respectively.

Effect of asserting BS16# during "upper half only" write cycles:

Asserting BS16# during "upper half only" writes does not affect the Intel386 DX. When only BE2# and/or BE3# are asserted during a write cycle the Intel386 DX always duplicates data signals D16-D31 onto D0-D15 (see Table 5-1). Therefore, no further Intel386 DX action is required to perform these writes on 32-bit or 16-bit buses.

Effect of asserting BS16# during "upper and lower half" read cycles:

Asserting BS16# during "upper and lower half" reads causes the processor to perform two 16-bit read cycles for complete physical operand transfer. Bytes 0 and 1 (as indicated by BE0# and BE1#) are read on the first cycle using D0-D15. Bytes 2 and 3 (as indicated by BE2# and BE3#) are read during the second cycle, again using D0-D15. D16-D31 are ignored during both 16-bit cycles. BE0# and BE1# are always negated during the second 16-bit cycle (See Figure 5-14, cycles 2 and 2a).

Effect of asserting BS16# during "upper and lower half" write cycles:

Asserting BS16# during "upper and lower half" writes causes the Intel386 DX to perform two 16-bit write cycles for complete physical operand transfer. All bytes are available the first write cycle allowing external hardware to receive Bytes 0 and 1 (as indicated by BE0# and BE1#) using D0-D15. On the second cycle the Intel386 DX duplicates Bytes 2 and 3 on D0-D15 and Bytes 2 and 3 (as indicated by BE2# and BE3#) are written using D0-D15. BE0# and BE1# are always negated during the second 16-bit cycle. BS16# must be asserted during the second 16-bit cycle. See Figure 5-14, cycles 1 and 1a.

## 5.3.5 Interfacing with 32- and 16-Bit Memories

In 32-bit-wide physical memories such as Figure 5-5, each physical Dword begins at a byte address that is a multiple of 4. A2-A31 are directly used as a Dword select and BE0#-BE3# as byte selects. BS16# is negated for all bus cycles involving the 32-bit array.

When 16-bit-wide physical arrays are included in the system, as in Figure 5-6, each 16-bit physical word begins at a address that is a multiple of 2. Note the address is decoded, to assert BS16# only during bus cycles involving the 16-bit array. (If desiring to




Figure 5-5. Intel386™ DX with 32-Bit Memory




Figure 5-6. Intel386™ DX with 32-Bit and 16-Bit Memory



use pipelined address with 16-bit memories then BE0#-BE3# and W/R# are also decoded to determine when BS16# should be asserted. See 5.4.3.6 Pipelined Address with Dynamic Data Bus Sizing.)

A2-A31 are directly usable for addressing 32-bit and 16-bit devices. To address 16-bit devices, A1 and two byte enable signals are also needed.

To generate an A1 signal and two Byte Enable signals for 16-bit access, BE0#-BE3# should be decoded as in Table 5-7. Note certain combinations of BE0#-BE3# are never generated by the Intel386 DX, leading to "don't care" conditions in the decoder. Any BE0#-BE3# decoder, such as Figure 5-7, may use the non-occurring BE0#-BE3# combinations to its best advantage.

## 5.3.6 Operand Alignment

With the flexibility of memory addressing on the Intel386 DX, it is possible to transfer a logical operand that spans more than one physical Dword or word of memory or I/O. Examples are 32-bit Dword

operands beginning at addresses not evenly divisible by 4, or a 16-bit word operand split between two physical Dwords of the memory array.

Operand alignment and data bus size dictate when multiple bus cycles are required. Table 5-8 describes the transfer cycles generated for all combinations of logical operand lengths, alignment, and data bus sizing. When multiple bus cycles are required to transfer a multi-byte logical operand, the highest-order bytes are transferred first (but if BS16# asserted requires two 16-bit cycles be performed, that part of the transfer is low-order first).

### 5.4 BUS FUNCTIONAL DESCRIPTION

## 5.4.1 Introduction

The Intel386 DX has separate, parallel buses for data and address. The data bus is 32-bits in width, and bidirectional. The address bus provides a 32-bit value using 30 signals for the 30 upper-order address bits and 4 Byte Enable signals to directly indicate the active bytes. These buses are interpreted and controlled via several associated definition or control signals.

Table 5-7. Generating A1, BHE# and BLE# for Addressing 16-Bit Devices

Intel386™ DX Signals			DED SU	16-Bit Bus	Signals	Comments	
BE3# BE2#	BE1#	BEO#	A1	BHE#	BLE# (A0)	g the second 16 bit cycle	
H*	H*	H*	H*	X	×	X	x—no active bytes
Н	Н	Н	L	L	Н	L	
Н	Н	L	Н	L	L	Н	
Н	Н	L	L	L	Las en	L	
Н	L	Н	Н	H	- H		
H*	L*	H*	L*	X	×	X	x-not contiguous bytes
H	L	L	H.	L	L	Н	
Н	L	L	L	L	L	Large	
L	Н	Н	Н	Н	L	Н	
L*	H*0-03	siesH*	L*	X	×	X	x-not contiguous bytes
L*	H*	L*	H*	X	X	X	x-not contiguous bytes
L*	H*	L*	L* 100	X	×	X	x-not contiguous bytes
L	L	Н	Н	H	L	L	
L*	L*	H*	L*	X	X	X	x-not continguous byte
L	L	L	H	F	SE ATEL SE	Н	
L	L	\$2-BJ	L	L	L	L	

BLE# asserted when D0-D7 of 16-bit bus is active. BHE# asserted when D8-D15 of 16-bit bus is active. A1 low for all even words; A1 high for all odd words.

Key:

x = don't care

H = high voltage level

L = low voltage level

 a non-occurring pattern of Byte Enables; either none are asserted, or the pattern has Byte Enables asserted for non-contiguous bytes






Figure 5-7. Logic to Generate A1, BHE# and BLE# for 16-Bit Buses

Table 5-8. Transfer Bus Cycles for Bytes, Words and Dwords

	1		Ву	te-Len	gth of Lo	gical Op	perand		
	1			2				4	
Physical Byte Address in Memory (low-order bits)	xx	00	01	10	11	00	01	10	11
Transfer Cycles over 32-Bit Data Bus	b	W	w	w	hb,*	d	hb I3	hw, lw	h3, Ib
Transfer Cycles over 16-Bit Data Bus	b	W	lb,	W	hb,	lw,	hb, lb, mw	hw,	mw,
16-Bit Data Bus  Key: b = byte transfer w = word transfer						cycle	sfer		10



The definition of each bus cycle is given by three definition signals: M/IO#, W/R# and D/C#. At the same time, a valid address is present on the byte enable signals BEO#-BE3# and other address signals A2-A31. A status signal, ADS#, indicates when the Intel386 DX issues a new bus cycle definition and address.

Collectively, the address bus, data bus and all associated control signals are referred to simply as "the bus".

When active, the bus performs one of the bus cycles below:

- 1) read from memory space
- 2) locked read from memory space
- 3) write to memory space
- 4) locked write to memory space
- 5) read from I/O space (or coprocessor)
- 6) write to I/O space (or coprocessor)
- 7) interrupt acknowledge
- 8) indicate halt, or indicate shutdown

Table 5-2 shows the encoding of the bus cycle definition signals for each bus cycle. See section **5.2.5 Bus Cycle Definition**.

The data bus has a dynamic sizing feature supporting 32- and 16-bit bus size. Data bus size is indicated to the Intel386 DX using its Bus Size 16 (BS16#) input. All bus functions can be performed with either data bus size.

When the Intel386 DX bus is not performing one of the activities listed above, it is either Idle or in the Hold Acknowledge state, which may be detected by external circuitry. The idle state can be identified by the Intel386 DX giving no further assertions on its address strobe output (ADS#) since the beginning of its most recent bus cycle, and the most recent bus cycle has been terminated. The hold acknowledge state is identified by the Intel386 DX asserting its hold acknowledge (HLDA) output.

The shortest time unit of bus activity is a bus state. A bus state is one processor clock period (two CLK2 periods) in duration. A complete data transfer occurs during a bus cycle, composed of two or more bus states.




Figure 5-8. Fastest Read Cycles with Non-Pipelined Address Timing



The fastest Intel386 DX bus cycle requires only two bus states. For example, three consecutive bus read cycles, each consisting of two bus states, are shown by Figure 5-8. The bus states in each cycle are named T1 and T2. Any memory or I/O address may be accessed by such a two-state bus cycle, if the external hardware is fast enough. The high-bandwidth, two-clock bus cycle realizes the full potential of fast main memory, or cache memory.

Every bus cycle continues until it is acknowledged by the external system hardware, using the Intel386 DX READY# input. Acknowledging the bus cycle at the end of the first T2 results in the shortest bus cycle, requiring only T1 and T2. If READY# is not immediately asserted, however, T2 states are repeated indefinitely until the READY# input is sampled asserted.

## 5.4.2 Address Pipelining

The address pipelining option provides a choice of bus cycle timings. Pipelined or non-pipelined address timing is selectable on a cycle-by-cycle basis with the Next Address (NA#) input. When address pipelining is not selected, the current address and bus cycle definition remain stable throughout the bus cycle.

When address pipelining is selected, the address (BE0#-BE3#, A2-A31) and definition (W/R#, D/C# and M/IO#) of the next cycle are available before the end of the current cycle. To signal their availability, the Intel386 DX address status output (ADS#) is also asserted. Figure 5-9 illustrates the fastest read cycles with pipelined address timing.

Note from Figure 5-9 the fastest bus cycles using pipelined address require only two bus states, named T1P and T2P. Therefore cycles with pipelined address timing allow the same data bandwidth as non-pipelined cycles, but address-to-data access time is increased compared to that of a non-pipelined cycle.

By increasing the address-to-data access time, pipelined address timing reduces wait state requirements. For example, if one wait state is required with non-pipelined address timing, no wait states would be required with pipelined address.




Figure 5-9. Fastest Read Cycles with Pipelined Address Timing




Pipelined address timing is useful in typical systems having address latches. In those systems, once an address has been latched, pipelined availability of the next address allows decoding circuitry to generate chip selects (and other necessary select signals) in advance, so selected devices are accessed immediately when the next cycle begins. In other words, the decode time for the next cycle can be overlapped with the end of the current cycle.

If a system contains a memory structure of two or more interleaved memory banks, pipelined address timing potentially allows even more overlap of activity. This is true when the interleaved memory controller is designed to allow the next memory operation to begin in one memory bank while the current bus cycle is still activating another memory bank. Figure 5-10 shows the general structure of the Intel386 DX with 2-bank and 4-bank interleaved memory. Note each memory bank of the interleaved memory has full data bus width (32-bit data width typically, unless 16-bit bus size is selected).

Further details of pipelined address timing are given in 5.4.3.4 Pipelined Address, 5.4.3.5 Initiating and Maintaining Pipelined Address, 5.4.3.6 Pipelined Address with Dynamic Bus Sizing, and 5.4.3.7 Maximum Pipelined Address Usage with 16-Bit Bus Size.

# a) Address signal A2 selects bank

b) 32-bit datapath to each bank



#### FOUR-BANK INTERLEAVED MEMORY

- a) Address signals A3 and A2 select bank
- b) 32-bit datapath to each bank




Figure 5-10. 2-Bank and 4-Bank Interleaved Memory Structure



## 5.4.3 Read and Write Cycles

#### 5.4.3.1 INTRODUCTION

Data transfers occur as a result of bus cycles, classified as read or write cycles. During read cycles, data is transferred from an external device to the processor. During write cycles data is transferred in the other direction, from the processor to an external device.

Two choices of address timing are dynamically selectable: non-pipelined, or pipelined. After a bus idle state, the processor always uses non-pipelined address timing. However, the NA# (Next Address) input may be asserted to select pipelined address timing for the next bus cycle. When pipelining is selected and the Intel386 DX has a bus request pending internally, the address and definition of the next cycle is made available even before the current bus cycle is acknowledged by READY#. Generally, the NA# input is sampled each bus cycle to select the desired address timing for the next bus cycle.

Two choices of physical data bus width are dynamically selectable: 32 bits, or 16 bits. Generally, the BS16# (Bus Size 16) input is sampled near the end of the bus cycle to confirm the physical data bus size applicable to the current cycle. Negation of BS16# indicates a 32-bit size, and assertion indicates a 16-bit bus size.

If 16-bit bus size is indicated, the Intel386 DX automatically responds as required to complete the transfer on a 16-bit data bus. Depending on the size and alignment of the operand, another 16-bit bus cycle may be required. Table 5-7 provides all details. When necessary, the Intel386 DX performs an additional 16-bit bus cycle, using D0-D15 in place of D16-D31.

Terminating a read cycle or write cycle, like any bus cycle, requires acknowledging the cycle by asserting the READY# input. Until acknowledged, the processor inserts wait states into the bus cycle, to allow adjustment for the speed of any external device. External hardware, which has decoded the address and bus cycle type asserts the READY# input at the appropriate time.




Figure 5-11. Various Bus Cycles and Idle States with Non-Pipelined Address (zero wait states)



At the end of the second bus state within the bus cycle, READY# is sampled. At that time, if external hardware acknowledges the bus cycle by asserting READY#, the bus cycle terminates as shown in Figure 5-11. If READY# is negated as in Figure 5-12, the cycle continues another bus state (a wait state) and READY# is sampled again at the end of that state. This continues indefinitely until the cycle is acknowledged by READY# asserted.

When the current cycle is acknowledged, the Intel386 DX terminates it. When a read cycle is acknowledged, the Intel386 DX latches the information present at its data pins. When a write cycle is acknowledged, the Intel386 DX write data remains valid throughout phase one of the next bus state, to provide write data hold time.

### **5.4.3.2 NON-PIPELINED ADDRESS**

Any bus cycle may be performed with non-pipelined address timing. For example, Figure 5-11 shows a mixture of read and write cycles with non-pipelined address timing. Figure 5-11 shows the fastest possi-

ble cycles with non-pipelined address have two bus states per bus cycle. The states are named T1 and T2. In phase one of the T1, the address signals and bus cycle definition signals are driven valid, and to signal their availability, address status (ADS#) is simultaneously asserted.

During read or write cycles, the data bus behaves as follows. If the cycle is a read, the Intel386 DX floats its data signals to allow driving by the external device being addressed. The Intel386 DX requires that all data bus pins be at a valid logic state (high or low) at the end of each read cycle, when READY # is asserted, even if all byte enables are not asserted. The system MUST be designed to meet this requirement. If the cycle is a write, data signals are driven by the Intel386 DX beginning in phase two of T1 until phase one of the bus state following cycle acknowledgment.

Figure 5-12 illustrates non-pipelined bus cycles with one wait added to cycles 2 and 3. READY# is sampled negated at the end of the first T2 in cycles 2 and 3. Therefore cycles 2 and 3 have T2 repeated. At the end of the second T2, READY# is sampled asserted.




Figure 5-12. Various Bus Cycles and Idle States with Non-Pipelined Address (various number of wait states)






Figure 5-13. Intel386™ DX Bus States (not using pipelined address)

When address pipelining is not used, the address and bus cycle definition remain valid during all wait states. When wait states are added and you desire to maintain non-pipelined address timing, it is necessary to negate NA# during each T2 state except the last one, as shown in Figure 5-12 cycles 2 and 3. If NA# is sampled asserted during a T2 other than the last one, the next state would be T2I (for pipelined address) or T2P (for pipelined address) instead of another T2 (for non-pipelined address).

When address pipelining is not used, the bus states and transitions are completely illustrated by Figure 5-13. The bus transitions between four possible states: T1, T2, Ti, and Th. Bus cycles consist of T1 and T2, with T2 being repeated for wait states. Otherwise, the bus may be idle, in the Ti state, or in hold acknowledge, the Th state.

When address pipelining is not used, the bus state diagram is as shown in Figure 5-13. When the bus is

idle it is in state Ti. Bus cycles always begin with T1. T1 always leads to T2. If a bus cycle is not acknowledged during T2 and NA# is negated, T2 is repeated. When a cycle is acknowledged during T2, the following state will be T1 of the next bus cycle if a bus request is pending internally, or Ti if there is no bus request pending, or Th if the HOLD input is being asserted.

The bus state diagram in Figure 5-13 also applies to the use of BS16#. If the Intel386 DX makes internal adjustments for 16-bit bus size, the adjustments do not affect the external bus states. If an additional 16-bit bus cycle is required to complete a transfer on a 16-bit bus, it also follows the state transitions shown in Figure 5-13.

Use of pipelined address allows the Intel386 DX to enter three additional bus states not shown in Figure 5-13. Figure 5-20 in **5.4.3.4 Pipelined Address** is the complete bus state diagram, including pipelined address cycles.



### 5.4.3.3 NON-PIPELINED ADDRESS WITH DYNAMIC DATA BUS SIZING

The physical data bus width for any non-pipelined bus cycle can be either 32-bits or 16-bits. At the beginning of the bus cycle, the processor behaves as if the data bus is 32-bits wide. When the bus cycle is acknowledged, by asserting READY# at the end of a T2 state, the most recent sampling of BS16# determines the data bus size for the cycle being acknowledged. If BS16# was most recently negated, the physical data bus size is defined as

32 bits. If BS16# was most recently asserted, the size is defined as 16 bits.

When BS16# is asserted and two 16-bit bus cycles are required to complete the transfer, BS16# must be asserted during the second cycle; 16-bit bus size is not assumed. Like any bus cycle, the second 16-bit cycle must be acknowledged by asserting READY#.

When a second 16-bit bus cycle is required to complete the transfer over a 16-bit bus, the addresses




Figure 5-14. Asserting BS16# (zero wait states, non-pipelined address)






Figure 5-15. Asserting BS16# (one wait state, non-pipelined address)

generated for the two 16-bit bus cycles are closely related to each other. The addresses are the same except BEO# and BE1# are always negated for the second cycle. This is because data on D0-D15 was already transferred during the first 16-bit cycle.

Figures 5-14 and 5-15 show cases where assertion of BS16# requires a second 16-bit cycle for complete operand transfer. Figure 5-14 illustrates cycles without wait states. Figure 5-15 illustrates cycles with one wait state. In Figure 5-15 cycle 1, the bus

cycle during which BS16# is asserted, note that NA# must be negated in the T2 state(s) prior to the last T2 state. This is to allow the recognition of BS16# asserted in the final T2 state. Also note that during this state BS16# must be stable (defined by t17 and t18, BS16# setup and hold timings), in order to prevent potential data corruption during split cycle reads. The logic state of BS16# during this time is not important. The relation of NA# and BS16# is given fully in 5.4.3.4 Pipelined Address, but Figure 5-15 illustrates these precautions you need to know when using BS16# with non-pipelined address.



#### 5.4.3.4 PIPELINED ADDRESS


Address pipelining is the option of requesting the address and the bus cycle definition of the next, internally pending bus cycle before the current bus cycle is acknowledged with READY# asserted. ADS# is asserted by the Intel386 DX when the next address is issued. The address pipelining option is controlled on a cycle-by-cycle basis with the NA# input signal.

Once a bus cycle is in progress and the current address has been valid for at least one entire bus state, the NA# input is sampled at the end of every phase one until the bus cycle is acknowledged. During non-pipelined bus cycles, therefore, NA# is sampled at the end of phase one in every T2. An example is Cycle 2 in Figure 5-16, during which NA# is sampled at the end of phase one of every T2 (it was asserted once during the first T2 and has no further effect during that bus cycle).

If NA# is sampled asserted, the Intel386 DX is free to drive the address and bus cycle definition of the next bus cycle, and assert ADS#, as soon as it has a bus request internally pending. It may drive the next address as early as the next bus state, whether the current bus cycle is acknowledged at that time or not.

Regarding the details of address pipelining, the Intel386 DX has the following characteristics:


1) For NA# to be sampled asserted, BS16# must be negated at that sampling window (see Figure 5-16 Cycles 2 through 4, and Figure 5-17 Cycles 1 through 4). If NA# and BS16# are both sampled asserted during the last T2 period of a bus cycle, BS16# asserted has priority. Therefore, if both are asserted, the current bus size is taken to be 16 bits and the next address is not pipelined.



Following any idle bus state (Ti), addresses are non-pipelined. Within non-pipelined bus cycles, NA# is only sampled during wait states. Therefore, to begin address pipelining during a group of non-pipelined bus cycles requires a non-pipelined cycle with at least one wait state (Cycle 2 above).

Figure 5-16. Transitioning to Pipelined Address During Burst of Bus Cycles





Following any idle bus state (Ti) the address is always non-pipelined and NA# is only sampled during wait states. To start address pipelining after an idle state requires a non-pipelined cycle with at least one wait state (cycle 1 above). The pipelined cycles (2, 3, 4 above) are shown with various numbers of wait states.

Figure 5-17. Fastest Transition to Pipelined Address Following Idle Bus State

- 2) The next address may appear as early as the bus state after NA# was sampled asserted (see Figures 5-16 or 5-17). In that case, state T2P is entered immediately. However, when there is not an internal bus request already pending, the next address will not be available immediately after NA# is asserted and T2I is entered instead of T2P (see Figure 5-19 Cycle 3). Provided the current bus cycle isn't yet acknowledged by READY# asserted, T2P will be entered as soon as the Intel386 DX does drive the next address. External hardware should therefore observe the ADS# output as confirmation the next address is actually being driven on the bus.
- 3) Once NA# is sampled asserted, the Intel386 DX commits itself to the highest priority bus request that is pending internally. It can no longer perform another 16-bit transfer to the same address should BS16# be asserted externally, so thereafter
- must assume the current bus size is 32 bits. Therefore if NA# is sampled asserted within a bus cycle, BS16# must be negated thereafter in that bus cycle (see Figures 5-16, 5-17, 5-19). Consequently, do not assert NA# during bus cycles which must have BS16# driven asserted. See 5.4.3.6 Dynamic Bus Sizing with Pipelined Address.
- 4) Any address which is validated by a pulse on the Intel386 DX ADS# output will remain stable on the address pins for at least two processor clock periods. The Intel386 DX cannot produce a new address more frequently than every two processor clock periods (see Figures 5-16, 5-17, 5-19).
- 5) Only the address and bus cycle definition of the very next bus cycle is available. The pipelining capability cannot look further than one bus cycle ahead (see Figure 5-19 Cycle 1).



The complete bus state transition diagram, including operation with pipelined address is given by 5-20. Note it is a superset of the diagram for non-pipelined address only, and the three additional bus states for pipelined address are drawn in bold.

The fastest bus cycle with pipelined address consists of just two bus states, T1P and T2P (recall for non-pipelined address it is T1 and T2). T1P is the first bus state of a pipelined cycle.

## 5.4.3.5 INITIATING AND MAINTAINING PIPELINED ADDRESS

Using the state diagram Figure 5-20, observe the transitions from an idle state, Ti, to the beginning of a pipelined bus cycle, T1P. From an idle state Ti, the first bus cycle must begin with T1, and is therefore a non-pipelined bus cycle. The next bus cycle will be pipelined, however, provided NA# is asserted and the first bus cycle ends in a T2P state (the address for the next bus cycle is driven during T2P). The fastest path from an idle state to a bus cycle with pipelined address is shown in bold below:

T1-T2-T2P are the states of the bus cycle that establishes address pipelining for the next bus cycle, which begins with T1P. The same is true after a bus hold state, shown below:

The transition to pipelined address is shown functionally by Figure 5-17 Cycle 1. Note that Cycle 1 is used to transition into pipelined address timing for the subsequent Cycles 2, 3 and 4, which are pipelined. The NA# input is asserted at the appropriate time to select address pipelining for Cycles 2, 3 and 4.

Once a bus cycle is in progress and the current address has become valid, the NA# input is sampled at the end of every phase one, beginning with the next bus state, until the bus cycle is acknowledged. During Figure 5-17 Cycle 1 therefore, sampling begins in T2. Once NA# is sampled asserted during the current cycle, the Intel386 DX is free to drive a new address and bus cycle definition on the bus as early as the next bus state. In Figure 5-16 Cycle 1 for example, the next address is driven during state T2P. Thus Cycle 1 makes the transition to pipelined address timing, since it begins with T1 but ends with T2P. Because the address for Cycle 2 is available before Cycle 2 begins, Cycle 2 is called a pipelined bus cycle, and it begins with T1P. Cycle 2 begins as soon as READY# asserted terminates Cycle 1.

Example transition bus cycles are Figure 5-17 Cycle 1 and Figure 5-16 Cycle 2. Figure 5-17 shows transition during the very first cycle after an idle bus state, which is the fastest possible transition into address pipelining. Figure 5-16 Cycle 2 shows a transition cycle occurring during a burst of bus cycles. In any case, a transition cycle is the same whenever it occurs: it consists at least of T1, T2 (you assert NA# at that time), and T2P (provided the Intel386 DX has an internal bus request already pending, which it almost always has). T2P states are repeated if wait states are added to the cycle.

Note three states (T1, T2 and T2P) are only required in a bus cycle performing a **transition** from non-pipelined address into pipelined address timing, for example Figure 5-17 Cycle 1. Figure 5-17 Cycles 2, 3 and 4 show that address pipelining can be maintained with two-state bus cycles consisting only of T1P and T2P.

Once a pipelined bus cycle is in progress, pipelined timing is maintained for the next cycle by asserting NA# and detecting that the Intel386 DX enters T2P during the current bus cycle. The current bus cycle must end in state T2P for pipelining to be maintained in the next cycle. T2P is identified by the assertion of ADS#. Figures 5-16 and 5-17 however, each show pipelining ending after Cycle 4 because Cycle 4 ends in T2I. This indicates the Intel386 DX didn't have an internal bus request prior to the acknowledgement of Cycle 4. If a cycle ends with a T2 or T2I, the next cycle will not be pipelined.






Figure 5-19. Details of Address Pipelining During Cycles with Wait States






Figure 5-20. Intel386™ DX Complete Bus States (including pipelined address)

Realistically, address pipelining is almost always maintained as long as NA# is sampled asserted. This is so because in the absence of any other request, a code prefetch request is always internally pending until the instruction decoder and code prefetch queue are completely full. Therefore address pipelining is maintained for long bursts of bus cycles, if the bus is available (i.e., HOLD negated) and NA# is sampled asserted in each of the bus cycles.

## 5.4.3.6 PIPELINED ADDRESS WITH DYNAMIC DATA BUS SIZING

The BS16# feature allows easy interface to 16-bit data buses. When asserted, the Intel386 DX bus

interface hardware performs appropriate action to make the transfer using a 16-bit data bus connected on D0-D15.

There is a degree of interaction, however, between the use of Address Pipelining and the use of Bus Size 16. The interaction results from the multiple bus cycles required when transferring 32-bit operands over a 16-bit bus. If the operand requires both 16-bit halves of the 32-bit bus, the appropriate Intel386 DX action is a second bus cycle to complete the operand's transfer. It is this necessity that conflicts with NA# usage.

When NA# is sampled asserted, the Intel386 DX commits itself to perform the next inter-



nally pending bus request, and is allowed to drive the next internally pending address onto the bus. Asserting NA# therefore makes it impossible for the next bus cycle to again access the current address on A2-A31, such as may be required when BS16# is asserted by the external hardware.

To avoid conflict, the Intel386 DX is designed with following two provisions:

- 1) To avoid conflict, BS16# must be negated in the current bus cycle if NA# has already been
- sampled asserted in the current cycle. If NA# is sampled asserted, the current data bus size is assumed to be 32 bits.
- 2) To also avoid conflict, if NA# and BS16# are both asserted during the same sampling window, BS16# asserted has priority and the Intel386 DX acts as if NA# was negated at that time. Internal Intel386 DX circuitry, shown conceptually in Figure 5-18, assures that BS16# is sampled asserted and NA# is sampled negated if both inputs are externally asserted at the same sampling window.




Figure 5-21. Using NA# and BS16#



Certain types of 16-bit or 8-bit operands require no adjustment for correct transfer on a 16-bit bus. Those are read or write operands using only the lower half of the data bus, and write operands using only the upper half of the bus since the Intel386 DX simultaneously duplicates the write data on the lower half of the data bus. For these patterns of Byte Enables and the R/W# signals, BS16# need not be asserted at the Intel386 DX allowing NA# to be asserted during the bus cycle if desired.

## 5.4.4 Interrupt Acknowledge (INTA) Cycles

In response to an interrupt request on the INTR input when interrupts are enabled, the Intel386 DX

performs two interrupt acknowledge cycles. These bus cycles are similar to read cycles in that bus definition signals define the type of bus activity taking place, and each cycle continues until acknowledged by READY# sampled asserted.

The state of A2 distinguishes the first and second interrupt acknowledge cycles. The byte address driven during the first interrupt acknowledge cycle is 4 (A31-A3 low, A2 high, BE3#-BE1# high, and BE0# low). The address driven during the second interrupt acknowledge cycle is 0 (A31-A2 low, BE3#-BE1# high, BE0# low).




Figure 5-22. Interrupt Acknowledge Cycles






Figure 5-23. Halt Indication Cycle

The LOCK# output is asserted from the beginning of the first interrupt acknowledge cycle until the end of the second interrupt acknowledge cycle. Four idle bus states, Ti, are inserted by the Intel386 DX between the two interrupt acknowledge cycles, allowing for compatibility with spec TRHRL of the 8259A Interrupt Controller.

During both interrupt acknowledge cycles, D0-D31 float. No data is read at the end of the first interrupt acknowledge cycle. At the end of the second interrupt acknowledge cycle, the Intel386 DX will read an external interrupt vector from D0-D7 of the data bus. The vector indicates the specific interrupt number (from 0-255) requiring service.

## 5.4.5 Halt Indication Cycle

The Intel386 DX halts as a result of executing a HALT instruction. Signaling its entrance into the halt state, a halt indication cycle is performed. The halt indication cycle is identified by the state of the bus definition signals shown in **5.2.5 Bus Cycle Definition** and a byte address of 2. BEO# and BE2# are the only signals distinguishing halt indication from shutdown indication, which drives an address of 0. During the halt cycle undefined data is driven on D0-D31. The halt indication cycle must be acknowledged by READY# asserted.

A halted Intel386 DX resumes execution when INTR (if interrupts are enabled) or NMI or RESET is asserted.



## 5.4.6 Shutdown Indication Cycle

The Intel386 DX shuts down as a result of a protection fault while attempting to process a double fault. Signaling its entrance into the shutdown state, a shutdown indication cycle is performed. The shutdown indication cycle is identified by the state of the bus definition signals shown in 5.2.5 Bus Cycle Definition and a byte address of 0. BEO# and BE2#

are the only signals distinguishing shutdown indication from halt indication, which drives an address of 2. During the shutdown cycle undefined data is driven on D0-D31. The shutdown indication cycle must be acknowledged by READY# asserted.

A shutdown Intel386 DX resumes execution when NMI or RESET is asserted.





Figure 5-24. Shutdown Indication Cycle



## 5.5 OTHER FUNCTIONAL DESCRIPTIONS

## 5.5.1 Entering and Exiting Hold Acknowledge

The bus hold acknowledge state, Th, is entered in response to the HOLD input being asserted. In the bus hold acknowledge state, the Intel386 DX floats all output or bidirectional signals, except for HLDA. HLDA is asserted as long as the Intel386 DX remains in the bus hold acknowledge state. In the bus hold acknowledge state, all inputs except HOLD, RESET, BUSY#, ERROR#, and PEREQ are ignored (also up to one rising edge on NMI is remembered for processing when HOLD is no longer asserted).



For maximum design flexibility the Intel386 DX has no internal pullup resistors on its outputs. Your design may require an external pullup on ADS# and other Intel386 DX outputs to keep them negated during float periods.

Figure 5-25. Requesting Hold from Idle Bus

Th may be entered from a bus idle state as in Figure 5-25 or after the acknowledgement of the current physical bus cycle if the LOCK # signal is not asserted, as in Figures 5-26 and 5-27. If HOLD is asserted during a locked bus cycle, the Intel386 DX may exe-

cute one unlocked bus cycle before acknowledging HOLD. If asserting BS16# requires a second 16-bit bus cycle to complete a physical operand transfer, it is performed before HOLD is acknowledged, although the bus state diagrams in Figures 5-13 and 5-20 do not indicate that detail.

Th is exited in response to the HOLD input being negated. The following state will be Ti as in Figure 5-25 if no bus request is pending. The following bus state will be T1 if a bus request is internally pending, as in Figures 5-26 and 5-27.

Th is also exited in response to RESET being assert-

If a rising edge occurs on the edge-triggered NMI input while in Th, the event is remembered as a non-maskable interrupt 2 and is serviced when Th is exited, unless of course, the Intel386 DX is reset before Th is exited.

## 5.5.2 Reset During Hold Acknowledge

RESET being asserted takes priority over HOLD being asserted. Therefore, Th is exited in reponse to the RESET input being asserted. If RESET is asserted while HOLD remains asserted, the Intel386 DX drives its pins to defined states during reset, as in Table 5-3 Pin State During Reset, and performs internal reset activity as usual.

If HOLD remains asserted when RESET is negated, the Intel386 DX enters the hold acknowledge state before performing its first bus cycle, provided HOLD is still asserted when the Intel386 DX would otherwise perform its first bus cycle. If HOLD remains asserted when RESET is negated, the BUSY# input is still sampled as usual to determine whether a self test is being requested, and ERROR# is still sampled as usual to determine whether a Intel387 DX coprocessor vs. an 80287 (or none) is present.

## 5.5.3 Bus Activity During and Following Reset

RESET is the highest priority input signal, capable of interrupting any processor activity when it is asserted. A bus cycle in progress can be aborted at any stage, or idle states or bus hold acknowledge states discontinued so that the reset state is established.

RESET should remain asserted for at least 15 CLK2 periods to ensure it is recognized throughout the Intel386 DX, and at least 80 CLK2 periods if Intel386 DX self-test is going to be requested at the falling edge. RESET asserted pulses less than 15 CLK2 periods may not be recognized. RESET pulses less than 80 CLK2 periods followed by a self-test may






Figure 5-26. Requesting Hold from Active Bus (NA # negated)

cause the self-test to report a failure when no true failure exists. The additional RESET pulse width is required to clear additional state prior to a valid self-test.


Provided the RESET falling edge meets setup and hold times  $t_{25}$  and  $t_{26}$ , the internal processor clock phase is defined at that time, as illustrated by Figure 5-28 and Figure 7-7.

A Intel386 DX self-test may be requested at the time RESET is negated by having the BUSY# input at a LOW level, as shown in Figure 5-28. The self-test requires (2<sup>20</sup>) + approximately 60 CLK2 periods to complete. The self-test duration is not affected by the test results. Even if the self-test indicates a problem, the Intel386 DX attempts to proceed with the reset sequence afterwards.

After the RESET falling edge (and after the self-test if it was requested) the Intel386 DX performs an internal initialization sequence for approximately 350 to 450 CLK2 periods.

The Intel386 DX samples its ERROR# input some time after the falling edge of RESET and before executing the first ESC instruction. During this sampling period BUSY# must be HIGH. If ERROR# was sampled active, the Intel386 DX employs the 32-bit protocol of the Intel387 DX. Even though this protocol was selected, it is still necessary to use a software recognition test to determine the presence or identity of the coprocessor and to assure compatibility with future processors. (See Chapter 11 of the Intel386 DX Programmer's Reference Manual, Order #230985-002).





231630-31

#### NOTE:

HOLD is a synchronous input and can be asserted at any CLK2 edge, provided setup and hold ( $t_{23}$  and  $t_{24}$ ) requirements are met. This waveform is useful for determining Hold Acknowledge latency.

Figure 5-27. Requesting Hold from Active Bus (NA# asserted)

#### **5.6 SELF-TEST SIGNATURE**

Upon completion of self-test, (if self-test was requested by holding BUSY# LOW at least eight CLK2 periods before and after the falling edge of RESET), the EAX register will contain a signature of 00000000h indicating the Intel386 DX passed its self-test of microcode and major PLA contents with no problems detected. The passing signature in EAX, 00000000h, applies to all Intel386 DX revision levels. Any non-zero signature indicates the Intel386 DX unit is faulty.


## 5.7 COMPONENT AND REVISION IDENTIFIERS

To assist Intel386 DX users, the Intel386 DX after reset holds a component identifier and a revision

identifier in its DX register. The upper 8 bits of DX hold 03h as identification of the Intel386 DX component. The lower 8 bits of DX hold an 8-bit unsigned binary number related to the component revision level. The revision identifier begins chronologically with a value zero and is subject to change (typically it will be incremented) with component steppings intended to have certain improvements or distinctions from previous steppings.

These features are intended to assist Intel386 DX users to a practical extent. However, the revision identifier value is not guaranteed to change with every stepping revision, or to follow a completely uniform numerical sequence, depending on the type or intention of revision, or manufacturing materials required to be changed. Intel has sole discretion over these characteristics of the component.





#### NOTES:

1. BUSY# should be held stable for 8 CLK2 periods before and after the CLK2 period in which RESET falling edge occurs.

2. If self-test is requested, the Intel386 DX outputs remain in their reset state as shown here and in Table 5-3.

Figure 5-28. Bus Activity from Reset Until First Code Fetch

Table 5-10. Component and Revision Identifier History

Intel386™ DX Stepping Name	Component Identifier	Revision Identifier	Intel386 DX Stepping Name	Component Identifier	Revision Identifier	
B0	03	03	D0	03	05	
e ithe B1 and of b	03	03	D1	03	08	



### 5.8 COPROCESSOR INTERFACING

The Intel386 DX provides an automatic interface for the Intel Intel387 DX numeric floating-point coprocessor. The Intel387 DX coprocessor uses an I/O-mapped interface driven automatically by the Intel386 DX and assisted by three dedicated signals: BUSY#, ERROR#, and PEREQ.

As the Intel386 DX begins supporting a coprocessor instruction, it tests the BUSY# and ERROR# signals to determine if the coprocessor can accept its next instruction. Thus, the BUSY# and ERROR# inputs eliminate the need for any "preamble" bus cycles for communication between processor and coprocessor. The Intel387 DX can be given its command opcode immediately. The dedicated signals provide instruction synchronization, and eliminate the need of using the Intel386 DX WAIT opcode (9Bh) for Intel387 DX coprocessor instruction synchronization (the WAIT opcode was required when 8086 or 8088 was used with the 8087 coprocessor).

Custom coprocessors can be included in Intel386 DX-based systems, via memory-mapped or I/Omapped interfaces. Such coprocessor interfaces allow a completely custom protocol, and are not limited to a set of coprocessor protocol "primitives". Instead, memory-mapped or I/O-mapped interfaces may use all applicable Intel386 DX instructions for high-speed coprocessor communication. The BUSY# and ERROR# inputs of the Intel386 DX may also be used for the custom coprocessor interface, if such hardware assist is desired. These signals can be tested by the Intel386 DX WAIT opcode (9Bh). The WAIT instruction will wait until the BUSY# input is negated (interruptable by an NMI or enabled INTR input), but generates an exception 16 fault if the ERROR# pin is in the asserted state when the BUSY # goes (or is) negated. If the custom coprocessor interface is memory-mapped, protection of the addresses used for the interface can be provided with the Intel386 DX on-chip paging or segmentation mechanisms. If the custom interface is I/O-mapped, protection of the interface can be provided with the Intel386 DX IOPL (I/O Privilege Level) mechanism.

The Intel387 DX numeric coprocessor interface is I/O mapped as shown in Table 5-11. Note that the Intel387 DX coprocessor interface addresses are beyond the 0h-FFFFh range for programmed I/O. When the Intel386 DX supports the Intel387 DX coprocessor, the Intel386 DX automatically generates bus cycles to the coprocessor interface addresses.

Table 5-11. Numeric Coprocessor Port Addresses

Address in Intel386™ DX I/O Space	Intel387™ DX Coprocessor Register				
800000F8h	Opcode Register (32-bit port)				
800000FCh	Operand Register (32-bit port)				

To correctly map the Intel387 DX coprocessor registers to the appropriate I/O addresses, connect the Intel387 DX coprocessor CMD0# pin directly to the A2 output of the Intel386 DX.

## 5.8.1 Software Testing for Coprocessor Presence

When software is used to test for coprocessor (Intel387 DX) presence, it should use only the following coprocessor opcodes: FINIT, FNINIT, FSTCW mem, FSTSW mem, FSTSW AX. To use other coprocessor opcodes when a coprocessor is known to be not present, first set EM = 1 in Intel386 DX CR0.



### 6. INSTRUCTION SET

This section describes the Intel386 DX instruction set. A table lists all instructions along with instruction encoding diagrams and clock counts. Further details of the instruction encoding are then provided in the following sections, which completely describe the encoding structure and the definition of all fields occurring within Intel386 DX instructions.

# 6.1 Intel386TM DX INSTRUCTION ENCODING AND CLOCK COUNT SUMMARY

To calculate elapsed time for an instruction, multiply the instruction clock count, as listed in Table 6-1 below, by the processor clock period (e.g. 50 ns for a 20 MHz Intel386 DX, 40 ns for a 25 MHz Intel386 DX, and 30 ns for a 33 MHz Intel386 DX).

For more detailed information on the encodings of instructions refer to section 6.2 Instruction Encodings. Section 6.2 explains the general structure of instruction encodings, and defines exactly the encodings of all fields contained within the instruction.

### Instruction Clock Count Assumptions

 The instruction has been prefetched, decoded, and is ready for execution.

- 2. Bus cycles do not require wait states.
- There are no local bus HOLD requests delaying processor access to the bus.
- No exceptions are detected during instruction execution.
- 5. If an effective address is calculated, it does not use two general register components. One register, scaling and displacement can be used within the clock counts shown. However, if the effective address calculation uses two general register components, add 1 clock to the clock count shown.

#### Instruction Clock Count Notation

- If two clock counts are given, the smaller refers to a register operand and the larger refers to a memory operand.
- 2. n = number of times repeated.
- 3. m = number of components in the next instruction executed, where the entire displacement (if any) counts as one component, the entire immediate data (if any) counts as one component, and each of the other bytes of the instruction and prefix(es) each count as one component.

## Wait States and leading revesioning to lead a bit be

Add 1 clock per wait state to instruction execution for each data access.



Table 6-1. Intel386™ DX Instruction Set Clock Count Summary

						COUNT			
INSTRUCTION CONTROL OF	FORMAT			Add Mod Vir 80	eal lress de or tual 086 ode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	
GENERAL DATA TRANSFER MOV = Move:						6		O THERROR	
Register to Register/Memory	1000100w	mod reg r/m	atta paruom	2	/2	2/2	b	h do	
Register/Memory to Register	1000101w	mod reg r/m	mil persum	2	/4	2/4	b	h da	
Immediate to Register/Memory	1100011w	mod 0 0 0 r/m,	immediate data	2	/2	2/2	b	tonout h	
Immediate to Register (short form)	1011 w reg	immediate data		11110	2	2	Coldton to GE	byod - 20	
Memory to Accumulator (short form)	1010000w	full displacement		-11/10	4	4	b	h RE	
Accumulator to Memory (short form)	1010001w	full displacement			2	2	b	THOS DAJ	
Register Memory to Segment Register	10001110	mod sreg3 r/m		2	/5	18/19	b	h, i, j	
Segment Register to Register/Memory	10001100	mod sreg3 r/m		2	/2	2/2	b	h Clear	
MOVSX = Move With Sign Extension	а			0.104.1	111		tional tournel	Line Chear	
Register From Register/Memory	00001111	1011111w	mod reg r/m	3	/6	3/6	b	h at a	
MOVZX = Move With Zero Extension				10101	tti"		leasont Corry	HIG - CHI	
Register From Register/Memory  PUSH = Push:	00001111	1011011w	mod reg r/m		/6	3/6	b HA	h	
Register/Memory	11111111	mod 1 1 0 r/m		00000	5	5	b	h	
Register (short form)	01010 reg			0.0111	2	2	b	h	
Segment Register (ES, CS, SS or DS)	0 0 0 sreg2 1 1·0			1000	2	2	b	h	
Segment Register (FS or GS)	00001111	1 0 sreg3 0 0 0		1011	2	2	b	1 16 h 17	
mmediate	011010s0	immediate data		1101	2	2	b	h_ h_ m	
PUSHA = Push All	01100000				18	18	ь	h	
POP = Pop								65A - 50	
Register/Memory	10001111	mod 0 0 0 r/m	my. parbon	wedge	5	5	b	h	
Register (short form)	01011 reg			1000	4	4	b	h	
Segment Register (ES, SS or DS)	0 0 0 sreg 2 1 1 1			9/1002	7	21	b	h, i, j	
Segment Register (FS or GS)	00001111	1 0 sreg 3 0 0 1	(10) 0 0 0 bom	wq000	7	21	b	h, i, j	
POPA = Pop All	01100001	eto idota		2	24	24	b	h	
XCHG = Exchange							Start Carry	7 55A - 00	
Register/Memory With Register	1000011w	mod reg r/m	mv geroom	3	/5	3/5	b, f	f, h	
Register With Accumulator (short form)	10010 reg		Clk Count	RIDGE	3	3	Koo	eWater to Me	
N = Input from:			Virtual 8086 Mode	W 001	000		Aplai	emon, to Ret	
Fixed Port	1110010w	port number	†26	W 000	2	6*/26**	ergiátes (Mare	m	
/ariable Port	1110110w	steb sh	†27	100	13	7*/27**	al notificination	m	
OUT = Output to:							9200	aproni = Di	
Fixed Port	1110011w	port number	†24	W 111	0	4*/24**		m	
/ariable Port	1110111w		†25		1	5*/25**	(Stoot	m (	
LEA = Load EA to Register	10001101	mod reg r/m		THE LEGIS	2	2	75 75 10	With Suting	

<sup>\*</sup> If CPL \le IOPL

<sup>\*\*</sup> If CPL > IOPL

V						COUNT		TES
INSTRUCTION	FORMAT				Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
SEGMENT CONTROL			Na india				PISHART AT	AD SAFERIN
LDS = Load Pointer to DS	11000101	mod reg r/m	mh1 08		7	22	b	h, i, j
LES = Load Pointer to ES	11000100	mod reg r/m	20 08		7	22	b	h, i, j
LFS = Load Pointer to FS	00001111	10110100	mod reg	r/m	7	25	b	h, i, j
LGS = Load Pointer to GS	00001111	10110101	mod reg	r/m	7	25	b	h, i, j
LSS = Load Pointer to SS	00001111	10110010	mod reg	r/m	700	22	b	h, i, j
FLAG CONTROL					100001	(myo) f	priet vioniekt	e consumo
CLC = Clear Carry Flag	11111000				2	2	nenge? of y	glater Ment
CLD = Clear Direction Flag	11111100				2	2	pingeit of wh	geA toong
CLI = Clear Interrupt Enable Flag	11111010				8	8	repla della ev	m
CLTS = Clear Task Switched Flag	00001111	00000110	will		6	6	C .	1
CMC = Complement Carry Flag	11110101				2	2	ones day ov	SE - XZAC
LAHF = Load AH into Flag	10011111	та дазъоні			2	2	no Minetalge R	morti wang
POPF = Pop Flags	10011101				5	5	b	h, n
PUSHF = Push Flags	10011100				4	4	b	h
SAHF = Store AH into Flags	10011110				3	3	thraco	parte) issisig
STC = Set Carry Flag	11111001				2	2	2 20 23 40	these interes
STD = Set Direction Flag	11111101				2	2	SD to Silved	
STI = Set Interrupt Enable Flag	11111011				8	8		m
ARITHMETIC ADD = Add					0000110		94.6	905 - Pul
Register to Register	000000dw	mod reg r/m	min - 0.01		2	2		milital datag
Register to Memory	0000000w	mod reg r/m			7	7	b <sub>(min)</sub>	h.
Memory to Register	0000001w	mod reg r/m			6	6	083 b3) m	h
Immediate to Register/Memory	100000sw	mod 0 0 0 r/m	immediate	data	2/7	2/7	80 10 b 10 10	h
Immediate to Accumulator (short form)	0000010w	immed	ate data		2	2	100	PB = P89
ADC = Add With Carry							9806	DH2 - CH
Register to Register	000100dw	mod reg r/m	M15 20		2	2	elgo Pinter Popla	neyl ressig
Register to Memory	0001000w	mod reg r/m			7.00	7	b	h
Memory to Register	0001001w	mod reg r/m			6	6	b	h
mmediate to Register/Memory	100000sw	mod 0 1 0 r/m	immediate	data	2/7	2/7	b	h
mmediate to Accumulator (short form)	0001010w	] gar immedi	ate data		2	2		haiR eldan
INC = Increment			1				105	equel - Y
Register/Memory	1111111W	mod 0 0 0 r/m	judgaur)		2/6	2/6	b	h'
Register (short form)	01000 reg				2	2		hch glass
SUB = Subtract			min pe		110001	1000	to Angleter	bool - A
Register from Register	001010dw	mod reg r/m			2	2	100	L som



Table 6-1. Intel386™ DX Instruction Set Clock Count Summary (Continued)

				COUNT		TES
INSTRUCTION LAST BETTER TO THE CONTROL OF THE CONTR	FORMAT		Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
ARITHMETIC (Continued)						norszeure
Register from Memory	0010100w mod reg r/n		7	7	ь	h
Memory from Register	0010101w mod reg r/n	mu 07+box	6	6	b	h h h
Immediate from Register/Memory	100000sw mod101 r/n	immediate data	2/7	2/7	b	el-whwi0
Immediate from Accumulator (short form)	0010110w immed	iate data	2	2		19)
SBB = Subtract with Borrow				from		analysis with
Register from Register	000110dw mod reg r/n		2	2		
Register from Memory	0001100w mod reg r/n		7	7	ь	h
Memory from Register	0001101w mod reg r/n		6	6	b	h
Immediate from Register/Memory	100000sw mod011 r/n	i	2/7	2/7	b	h
Immediate from Accumulator (short form)		iate data	2	2		IDOA - GA
DEC = Decrement			BOTETELL	yteron		KSSA - MA
Register/Memory	1111111 w reg 0 0 1 r/n	]	2/6	2/6	b	h was
Register (short form)	01001 reg		2	2	of bright to	1000 - CW
CMP = Compare	O TOO T Teg		-	-		0100
	001110dw mod reg r/n					citization His
Register with Register			2	AA2 2 2 00	(410 R) and	I rigidoviti i iza
Memory with Register	0011100 w mod reg r/n		5	5	Ь	h
Register with Memory			6 011	6	Ь	h
Immediate with Register/Memory		immediate data	2/5	2/5	b	MAN hose
Immediate with Accumulator (short form)		iate data	2	2	and their 1920 and	Nough Camp
NEG = Change Sign	1111011w mod 011 r/n	min TIT ban	2/6	2/6	Ь	hon
AAA = ASCII Adjust for Add	00110111		4 6 4 6 1 1	4		M\smgeR
AAS = ASCII Adjust for Subtract	001111111 auch 64 8 but		wee 4 an / )	In a 4 states		Недізівили
DAA = Decimal Adjust for Add	00100111		040	4		
DAS = Decimal Adjust for Subtract	00101111		1004	4		
MUL = Multiply (unsigned)		1 909	110			
Accumulator with Register/Memory  Multiplier-Byte	1111011w mod100 r/n	JAS JAS	12 17/15 20	12-17/15-20	hd	dh
-Word			12-17/15-20 12-25/15-28	12-17/15-20	b, d b, d	d, h d, h
-Doubleword			12-41/15-44	12-41/15-44	b, d	d, h
IMUL = Integer Multiply (signed)  Accumulator with Register/Memory	1111011w mod 101 r/n	00100101	1111000	819374		He glatory Meh
Multiplier-Byte	TTTTTTW INCCTOT IN	10100101	12-17/15-20	12-17/15-20	b, d	d, h
-Word -Doubleword			12-25/15-28	12-25/15-28	b, d b, d	d, h
Register with Register/Memory	00001111 10101111	mod reg r/m	12-41/15-44	12-41/13-44	U, d	d, h
Multiplier-Byte	20001111 10101111	Imoured 17m	12-17/15-20	12-17/15-20	b, d	d, h
-Word			12-25/15-28	12-25/15-28	b, d	d, h
-Doubleword		min gentee	12-41/15-44	12-41/15-44	b, d	d, h
Register/Memory with Immediate to Registe -Word	011010s1 mod reg r/n	immediate data	10 00111 5	40.00111.5		
-Word -Doubleword			13-26/14-27	13-26/14-27	b, d b, d	d, h d, h



Table 6-1. Intel386TM DX Instruction Set Clock Count Summary (Continued)

						COUNT		TES
INSTRUCTION	FORMAT				Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protecte Virtual Address Mode
ARITHMETIC (Continued) DIV = Divide (Unsigned)			min sendem	waarazaa	h		Alemena	Port restation
Accumulator by Register/Memory	1111011w	mod 1 1 0 r/m					Register	stoff victorie
	CLO-	inod i ro i i iii			1			
Divisor—Byte —Word					14/17 22/25	14/17 22/25	b,e b,e	e,h e,h
—Doubleword					38/41	38/41	b,e	e,h
IDIV = Integer Divide (Signed)						Workel	127 New Tracks	103B + BE
Accumulator By Register/Memory	1111011w	mod 1 1 1 r/m					rotetpoliti	acid yalliggs
Divisor—Byte					19/22	19/22	b,e	e,h
—Word					27/30	27/30	b,e	e,h
—Doubleword	-				43/46	43/46	b,e	e,h
AAD = ASCII Adjust for Divide	11010101	00001010			19	19	m uncoA riso	- Mailton
AAM = ASCII Adjust for Multiply	11010100	00001010			17	17		
CBW = Convert Byte to Word	10011000				3	3		
CWD = Convert Word to Double Word	10011001				2	2	4308	ent Viernige
LOGIC							(minol 7)	difa) tetalga
Shift Rotate Instructions							arubd	000 m 98
Not Through Carry (ROL, ROR, SAL, SAF	R, SHL, and SHR)						Hagarer	the rolling
Register/Memory by 1	1101000w	mod TTT r/m			3/7	3/7	b	Che chance
Register/Memory by CL	1101001w	mod TTT r/m			3/7	3/7	b	h h
Register/Memory by Immediate Count	1100000w	mod TTT r/m i	mmed 8-bit data		3/7	3/7	ь	h h
Through Carry (RCL and RCR)		1000			inne	Charle send	Limicon 19	w atalian
Register/Memory by 1	1101000w	mod TTT r/m			9/10	9/10	b	h
riegister/ Wellioty by 1								
Register/Memory by CL	1101001w	mod TTT r/m			9/10	9/10	b	h
Register/Memory by Immediate Count	1100000w		mmed 8-bit data		9/10	9/10	b	h
	000	ROL				bbA set)	extint loss	osu - A
	001	ROR			3	for Subreal	work for	000 = 8/
	010	RCL				(ban	ply (enalg	mild - Ji
	011	RCR SHL/SAL				voimold vi	sinasi viin	date borrow
		SHR					100	1089965
	88 87 9 1 1 1	SAR					torids	
SHLD = Shift Left Double	FIRE BLAIR ST						provintiluo	
Register/Memory by Immediate	00001111	10100100	mod reg r/m in	med 8-bit data	3/7	3/7	ulhidi sag	Mail in 10
Register/Memory by CL	00001111	10100101	mod reg r/m		3/7	3/7	with Regio	notslumin
SHRD = Shift Right Double	12-25/15-28 1						18:00	
Register/Memory by Immediate	00001111	10101100	mod reg r/m in	med 8-bit data	3/7	3/7	utowelcho	
Register/Memory by CL	00001111		mod reg r/m	1111000	3/7	3/7	NettigeR	Day wating
b.0 = 100+87/17-5	30001111	10101101	nou reg 1/m		3//	3//	lary.	B-vellqlivivi
AND = And	12+25/15-20					STORES.	5:01	
Register to Register	001000dw	mod reg r/m			2	2	Signal and	1



Table 6-1. Intel386™ DX Instruction Set Clock Count Summary (Continued)

			COUNT		TES
	FORMAT	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
LOGIC (Continued)		be indep 25 life	ELYTPASSIV	M DMINTS	OSTABOSI
Register to Memory	0010000w mod reg r/m	7	gaban and	b	h h
Memory to Register	0010001w mod reg r/m	6	6	b	h
Immediate to Register/Memory	100000sw mod 100 r/m immediate data	2/7	2/7	b	h
Immediate to Accumulator (Short Form)	0010010w immediate data	2	2	e8 sanl -	8001.438
TEST = And Function to Flags, No Result	warparet 0	marriz]	0/11	S object A	STOM 339
Register/Memory and Register	1000010w mod reg r/m	2/5	2/5	b	aru h
Immediate Data and Register/Memory	1 1 1 1 0 1 1 w mod 0 0 0 r/m immediate data	2/5	2/5	b	h
Immediate Data and Accumulator	dec withouter it	ts arter		ME WALLS	(Food Nach
(Short Form)	1010100w immediate data	2	2	n4:10 - 3	COR SWINS
OR = Or	m+s [witigiet]o	Harry Control		(VEAX)	OJAbrilli
Register to Register	000010dw mod reg r/m	2	2 100	19 enos3	6078-931
Register to Memory	0000100w mod reg r/m	7	7	ь	h
Memory to Register	0000101w mod reg r/m	6	6	b	h 38
Immediate to Register/Memory	100000sw mod001 r/m immediate data	2/7	2/7	b	h h
Immediate to Accumulator (Short Form)	0 0 0 0 1 1 0 w immediate data	2	2	-8	last - H
XOR = Exclusive Or	OVE   heat he E bemmilmin   OUT from OF OTT FOR   3	1110000	tripfool	amil yarana	(Nedelper)
Register to Register	001100dw mod reg r/m	2	2	off ypemo	A vetsige A
Register to Memory	0011000w mod reg r/m	7	7	b b	h n
Memory to Register	0011001w mod reg r/m	6	6	b	h
Immediate to Register/Memory	100000sw mod 110 r/m immediate data	2/7	2/7	b	h
Immediate to Accumulator (Short Form)	0 0 1 1 0 1 0 w immediate data	2	2	Shadu ad	eat = AT
NOT = Invert Register/Memory	1111011w mod 010 r/m	2/6	2/6	b	h
STRING MANIPULATION	Clk	1110000	10%	off, victors	AvasfalpeEl
CMPS = Compare Byte Word	1010011w	10	10	Summer L	SOY - 278
INS = Input Byte/Word from DX Port	Mode		BERT	b	h
	0110110w	15	9*/29**	b	h, m
LODS = Load Byte/Word to AL/AX/EAX		5	5	b	Joseph Hot
MOVS = Move Byte Word	1010010w	8	8	b	h-indhev their
OUTS = Output Byte/Word to DX Port	0110111w †28	14	8*/28**	b	h, m
SCAS = Scan Byte Word	1010111W	8	8	b	h
STOS = Store Byte/Word from	9 Lucelgrout full offset, sofection	1001201		nisomes	contribution
AL/AX/EX	[1010101w]	5	5	b	h
XLAT = Translate String	11010111	5	5	vorie inu	h
REPEATED STRING MANIPULATION Repeated by Count in CX or ECX		er to dipris CPL > 10	en jarunos	fig fault.	il CPL s
REPE CMPS = Compare String					
(Find Non-Match)	11110011 1010011w	5+9n	5+9n	b	h

<sup>\*</sup> If CPL ≤ IOPL

<sup>\*\*</sup> If CPL > IOPL

SETON NAVOO	XOOLID.		1 - 1 - 1				CLC	OCK COUNT	NOTES		
INSTRUCTION	FORMAT					19	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	
REPEATED STRING MANIPULATION	ON (Continued)					4			(baserill)	6Q1 3400.	
REPNE CMPS = Compare String (Find Match)	11110010	1010011w			Clk Co Virtu 8086 M	al	5+9n	5+9n	b	h	
REP INS = Input String	11110010	0110110w			†28+	6n	14+6n	8+6n*/28+6n**	b	h, m	
REP LODS = Load String	11110010	1010110w	James Int.				5+6n	5+6n	b	h	
REP MOVS = Move String	11110010	1010010w					8+4n	8+4n	b	h	
REP OUTS = Output String	11110010	0110111w			†26+	5n	12+5n	6+5n*/26+5n**	b	h, m	
REPE SCAS = Scan String											
(Find Non-AL/AX/EAX)	11110011	1010111w	] mines [m				5+8n	5+8n	b	h	
REPNE SCAS = Scan String			alt				101	NOTE HUTTLES		Lefalberns o Risu(R)	
(Find AL/AX/EAX)	11110010	1010111w					5+8n	5+8n	b	h	
REP STOS = Store String	11110010	1010101w					5+5n	5+5n	b	h h	
BIT MANIPULATION							000			t of totalgo	
BSF = Scan Bit Forward	00001111	10111100	mod reg	r/m			11+3n	11+3n	b	h	
BSR = Scan Bit Reverse	00001111	10111101	mod reg	r/m			9+3n	9+3n	b	h	
BT = Test Bit							onol	for (Short Form)		r ofaltsome	
Register/Memory, Immediate	00001111	10111010	mod 1 0 0	r/m i	mmed 8-bi	it data	3/6	3/6	b	h h	
Register/Memory, Register	00001111	10100011	mod reg	r/m			3/12	3/12	b	c) in high	
BTC = Test Bit and Complement							100			Fortelligat	
Register/Memory, Immediate	00001111	10111010	mod 1 1 1	r/m i	mmed 8-bi	it data	6/8	6/8	b	h	
Register/Memory, Register	00001111	10111011	mod reg	r/m		1000	6/13	6/13	b	h	
BTR = Test Bit and Reset				li our	Land D	018	ree	Arma i porte i sol		s establishmen	
Register/Memory, Immediate	00001111	10111010	mod 1 1 0	r/m ii	mmed 8-bi	it data	6/8	6/8	b	h	
Register/Memory, Register	00001111	10110011	mod reg	r/m			6/13	6/13	b	h	
BTS = Test Bit and Set	in	PEN.						360		Maker	
Register/Memory, Immediate	00001111	10111010	mod 1 0 1	r/m i	mmed 8-bi	it data	6/8	6/8	ь	h	
Register/Memory, Register	00001111	10101011	mod reg	r/m		0111	6/13	6/13	b	ngni h	
CONTROL TRANSFER						011	101 10	Ford to AL/SK/E		u = sao	
CALL = Call	8					0101	101	brot		u - zyni	
Direct Within Segment	11101000	full displacement				J P P S	7+m	7+m	b	o - Emu	
Register/Memory											
Indirect Within Segment	11111111	mod 0 1 0 r/m				de fi	7+m/ 10+m	7+m/ 10+m	b.	h, r	

### NOTES

Direct Intersegment

34+m

17+m

10011010 unsigned full offset, selector

<sup>†</sup> Clock count shown applies if I/O permission allows I/O to the port in virtual 8086 mode. If I/O bit map denies permission exception 13 fault occurs; refer to clock counts for INT 3 instruction.

\* If CPL ≤ IOPL \*\* If CPL > IOPL



Table 6-1. Intel386™ DX Instruction Set Clock Count Summary (Continued)

					CLOCK	COUNT	NOTES	
INSTRUCTION DOCATE DESCRIPTION DE CONTROL DE	FORMAT					Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
CONTROL TRANSFER (Continued)					0	euntrio0) j	THAM METER	JOHTWO
Protected Mode Only (Direct Intersegment)							amost stra	1811 1 1 1 1 1
Via Call Gate to Same Privilege Level					9-10-11	52+m		h,j,k,r
Via Call Gate to Different Privilege Level,							-Ine	novel richly
(No Parameters)					98 11	86+m	minha me	h,j,k,r
Via Call Gate to Different Privilege Level, (x Parameters)					E V	94 + 4x + m		bile.
From 80286 Task to 80286 TSS					MIN N	273		h,j,k,r h,j,k,r
From 80286 Task to Intel386 DX TSS					1	298	d ontable is	h,j,k,r
From 80286 Task to Virtual 8086 Task (II	ntel386 DX TSS)					218		h,j,k,r
From Intel386 DX Task to 80286 TSS	100000					273	y ymolepae	h,j,k,r
From Intel386 DX Task to Intel386 DX TS	SS					300	CONTRACTOR OF	h,j,k,r
From Intel386 DX Task to Virtual 8086 Ta	ask (Intel386 DX TS	S)			I A A	218	troom	h,j,k,r
1244 1		T			98 ste	(All XIII MITTER)	SQA Imm	sersini
Indirect Intersegment	11111111	mod 0 1 1	r/m		22+m	38+m	b	h,j,k,r
Protected Mode Only (Indirect Intersegment	nt)				Trolle Table	TO HOME TO	staul only a	INTE STOR
Via Call Gate to Same Privilege Level						56+m	the VO no	h,j,k,r
Via Call Gate to Different Privilege Level,						7 7 7 2	RIDENUGE	mis.18-8
(No Parameters)					F-14	90+m		h,j,k,r
Via Call Gate to Different Privilege Level,					4		- Mamag	IOSIO REP
(x Parameters)						98 + 4x + m	in Nan in	h,j,k,r
From 80286 Task to 80286 TSS						278		h,j,k,r
From 80286 Task to Intel386 DX TSS	NO FIT TO SEE					303	H ISH SADO	h,j,k,r
From 80286 Task to Virtual 8086 Task (II	ntel386 DX TSS)					222	mumes	h,j,k,r
From Intel386 DX Task to 80286 TSS From Intel386 DX Task to Intel386 DX Ts	00				F & X	278 305		h,j,k,r
From Intel386 DX Task to Virtual 8086 Ta		(2)			30 81004	222	no quant,	h,j,k,r h,j,k,r
JMP = Unconditional Jump	ask (intologo bx 10	,0)				262	310/1026	11,1,1,1,1
Company of	-	100000000000000000000000000000000000000	T TOPPOST				treamed	Busic Serv
Short	11101011	8-bit displac	ement		7+m	7+m		r
Direct within Segment	11101001	full displace	ement		7+m	7+m	no gmit	- DARYEN
E form + Y	[11101001	Tun displace	- The state of the				monocou	qeQ na-s
Register/Memory Indirect within Segment	11111111	mod 1 0 0	r/m		7+m/ 10+m	7+m/ 10+m	b	h,r
Direct Intersegment	11101010	Jungianad ful	I offset, selector	Transmond	12+m	27+m	Internera.	i bee
Direct intersegment	[11101010	Julisigned lui	i onset, selector		127111	2/ + 111	p3 ho am	j,k,r
Protected Mode Only (Direct Intersegment)							. Income	A.Birline
Via Call Gate to Same Privilege Level						45+m		h,j,k,r
From 80286 Task to 80286 TSS						274	Homes	h,j,k,r
From 80286 Task to Intel386 DX TSS					and their	301		h,j,k,r
From 80286 Task to Virtual 8086 Task (II	ntel386 DX TSS)					219	or sections	h,j,k,r
From Intel386 DX Task to 80286 TSS	Man + M					270	nomeou	h,j,k,r
From Intel386 DX Task to Intel386 DX TS From Intel386 DX Task to Virtual 8086 Task		CI				303	- Iranous 2	h,j,k,r
From intel300 DA Fask to virtual 6000 Ta	ask (Intel366 DA 13	13)				221		h,j,k,r
Indirect Intersegment	11111111	mod 1 0 1	r/m		17+m	31+m	b	h,j,k,r
Protected Mode Only (Indirect Intersegmen	nt)						(Topholos	der Tera
Via Call Gate to Same Privilege Level	TO 30 1 7 1 100				1000	49+m	transpor	h,j,k,r
From 80286 Task to 80286 TSS						279		h,j,k,r
From 80286 Task to Intel386 DX TSS					Chamba and	306	no gand.	h,j,k,r
From 80286 Task to Virtual 8086 Task (In	ntel386 DX TSS)					223	10971606	h,j,k,r
From Intel386 DX Task to 80286 TSS						275		h,j,k,r
From Intel386 DX Task to Intel386 DX TS					4 3	308	Inscriso	h,j,k,r
From Intel386 DX Task to Virtual 8086 Ta	ack (Intol286 DV TS	(2)			1 900	225	malifi na	h,j,k,r



Table 6-1. Intel386™ DX Instruction Set Clock Count Summary (Continued)

				Real	COUNT	NOTES Real	
INSTRUCTION	Tournity to ebodic introduction objects  service provided by the control objec						Protected Virtual Address Mode
CONTROL TRANSFER (Continued) RET = Return from CALL:				01	Зопіншоў сі Ілкегадіты		CONTROL ! Pruncted by
Within Segment	11000011			10 + m	10 + m	Remell of st	g, h, r
Within Segment Adding Immediate to SP	11000010	16-bit displ		10 + m	10 + m	b	g, h, r
Intersegment	11001011			18 + m	32+m	b	g, h, j, k, r
Intersegment Adding Immediate to SP	11001010	16-bit displ	]	18 + m	32+m	b	g, h, j, k, r
Protected Mode Only (RET): to Different Privilege Level Intersegment Intersegment Adding Immediate to SP			GAT NO	225 225 245 (102)(3)6	69 69		h, j, k, r h, j, k, r
CONDITIONAL JUMPS  NOTE: Times Are Jump "Taken or Not Tak  JO = Jump on Overflow	sen"			t Darit I	mpassetti too		radnept Inter
8-Bit Displacement	01110000	8-bit displ		7 + m or 3	7 + m or 3		MO PV
Full Displacement	00001111	10000000	full displacement	7 + m or 3	7 + m or 3		NE CARG
JNO = Jump on Not Overflow							sane 9 id:
8-Bit Displacement	01110001	8-bit displ		7 + m or 3	7 + m or 3		to the
Full Displacement	00001111	10000001	full displacement	7 + m or 3	7 + m or 3		SON MOCH
JB/JNAE = Jump on Below/Not Above	or Equal			287	M.D. Alleberrat S		Freminist
8-Bit Displacement	01110010	8-bit displ	DAT NO	7 + m or 3	7 + m or 3		and to retir.
Full Displacement	00001111	10000010	full displacement	7 + m or 3	7 + m or 3		r
JNB/JAE = Jump on Not Below/Above	or Equal						
8-Bit Displacement	01110011	8-bit displ	mediators and Tros	7 + m or 3	7 + m or 3		r
Full Displacement	00001111	10000011	full displacement	7 + m or 3	7 + m or 3		r
JE/JZ = Jump on Equal/Zero		tolonius istal	o an esubatar o. t.e.				THE REAL PROPERTY.
8-Bit Displacement	01110100	8-bit displ		7 + m or 3	7 + m or 3		r
Full Displacement	00001111	10000100	full displacement	7 + m or 3	7 + m or 3		508 mr (4)
JNE/JNZ = Jump on Not Equal/Not Z	ero			TOTO RECISE AND	dell AC esse un Sues Testa		S08 more
8-Bit Displacement	01110101	8-bit displ		7 + m or 3	7 + m or 3		Man Inter
Full Displacement	00001111	10000101	full displacement	7 + m or 3	7 + m or 3		ant mark
JBE/JNA = Jump on Below or Equal/	Not Above		191 hom 111				stant therefore
8-Bit Displacement	01110110	8-bit displ		7 + m or 3	7 + m or 3		r
Full Displacement	00001111	10000110	full displacement	7 + m or 3	7 + m or 3		a Horv
JNBE/JA = Jump on Not Below or Equa	al/Above				ERT 001 80		GOS mark
8-Bit Displacement	01110111	8-bit displ		7 + m or 3	7 + m or 3		508 mr =1
Full Displacement	00001111	10000111	full displacement	7 + m or 3	7 + m or 3		F una lone
JS = Jump on Sign			eatxo	Bulletin Hast	noga kuraV g		American Principal
8-Bit Displacement	01111000	8-bit displ		7 + m or 3	7 + m or 3		r
Full Displacement	00001111	10001000	full displacement	7 + m or 3	7 + m or 3		r



Table 6-1. Intel386™ DX Instruction Set Clock Count Summary (Continued)

					COUNT		TES
INSTRUCTION CONTROL OF THE PROPERTY OF THE PRO	V 10 Objekt			Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
CONDITIONAL JUMPS (Continued)	III STATES				-(Lisuntino(1)	Par office Li	ASOTTONO:
JNS = Jump on Not Sign				leap@4o4	Pelcw/Abgw	tast on styll	ов - виты
8-Bit Displacement	01111001	8-bit displ	rrograph	7 + m or 3	7 + m or 3	neMhattajafi	r
Full Displacement	00001111	10001001	full displacement	7 + m or 3	7 + m or 3	10 2015 710	STREET
JP/JPE = Jump on Parity/Parity Ev	en			1110000	Memory	sotalgs/R bT	
8-Bit Displacement	01111010	8-bit displ		7 + m or 3	7 + m or 3	atyS init = 5	THE PARTS
Full Displacement	00001111	10001010	full displacement	7 + m or 3	7 + m or 3	Higaria off	r
JNP/JPO = Jump on Not Parity/Par	rity Odd			ed 6 folfMeap3	on Betron or	ENDINE - A	CT30(58(73)
8-Bit Displacement	01111011	8-bit displ	ottereet	7 + m or 3	7 + m or 3	igs 161	r
Full Displacement	00001111	10001011	full displacement	7 + m or 3	7 + m or 3	thys, 162 - A	TREAL BENTAL
JL/JNGE = Jump on Less/Not Great	1 000	18/1 00 0 101	1-1.1201001	1110000	Substanty and	Terfigers	
8-Bit Displacement	01111100	8-bit displ	1	7 + m or 3	7 + m or 3	ngalino styl	July - 8138
Full Displacement	00001111	10001100	full displacement	7 + m or 3	7 + m or 3	prosent trades	Total
		1 10001100	] full displacement	7 + m or 3	7 + m or 3	Sylve on Her	SE A BINTER
JNL/JGE = Jump on Not Less/Great 8-Bit Displacement	0 1 1 1 1 1 0 1	8-bit displ	10011001	7 + m or 3	7 + m or 3	Stglitor/Man	93
			]	anny di y	herhydres a	e sergina e	39130/9130
Full Displacement	00001111	10001101	full displacement	7 + m or 3	7 + m or 3	Tri Brigins	1
JLE/JNG = Jump on Less or Equal.			1	tied ghuid/	ghelf to the party	O = Sat Byte	THE VEHICLE
8-Bit Displacement	01111110	8-bit displ	inorteer I	7 + m or 3	7 + m or 3	Fo Bagus	
Full Displacement	00001111	10001110	full displacement	7 + m or 3	7 + m or 3	67/67s0 = 3	partae Litta
JNLE/JG = Jump on Not Less or Ec	qual/Greater	m/s - 0.0 0 ppm	Loor roor 1	1 110000	yromown se.	abell of	
8-Bit Displacement	01111111	8-bit displ		7 + m or 3	7 + m or 3	E + Set Dyte	orna Imra
Full Displacement	00001111	10001111	full displacement	7 + m or 3	7 + m or 3	ils Roger	r
JCXZ = Jump on CX Zero	11100011	8-bit displ		9 + m or 5	9 + m or 5	aryd teit = flet Byta	oser.its
JECXZ = Jump on ECX Zero	11100011	8-bit displ	01111001	9 + m or 5	9 + m or 5	spek of	r.
(Address Size Prefix Differentiates JC)	(Z from JECXZ)			to no Japas n	on Not Last	S of Rot Byse	FEBRUAL SEE
LOOP = Loop CX Times	11100010	8-bit displ	Tremant	11 + m	11 + m	Rigid Of	
		bays and B	16-bit alaplacemen	01010011		physiological sign	AS - RETAIL
LOOPZ/LOOPE = Loop with Zero/Equal	11100001	8-bit displ	]	11 + m	11 + m		,
	4 3 Ca 1						
LOOPNZ/LOOPNE = Loop While Not Zero	11100000	8-bit displ	1	11 + m	11 + m		,
CONDITIONAL BYTE SET				Hotopri		nubecodun	EAVE = Les
NOTE: Times Are Register/Memory							,
SETO = Set Byte on Overflow			GUNERAL (FILE)				
To Register/Memory	00001111	10010000	mod 0 0 0 r/m	4/5	4/5		h
SETNO = Set Byte on Not Overflow						37,	
To Register/Memory	00001111	10010001	mod 0 0 0 r/m	4/5	4/5		h
SETB/SETNAE = Set Byte on Below	w/Not Above or Equ	al					WILL S
To Register/Memo	ory 00001111	10010010	mod 0 0 0 r/m	4/5	4/5		h



Table 6-1. Intel386™ DX Instruction Set Clock Count Summary (Continued)

					CLOCK	COUNT	NO	TES
INSTRUCTION	FORMAT				Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
CONDITIONAL BYTE SET (Continued)						striued)	(C) STANGE J	MOITIGISO
SETNB = Set Byte on Not Below/Abov			1				11916 1011 110	gradi - du
To Register/Memory	00001111	10010011	mod 0 0 0	r/m	4/5	4/5	mama	n he h
SETE/SETZ = Set Byte on Equal/Zero	£ 16 16 + 7	Inemedalasia Kri	100100	0 1	1110000		mann	DESIGNATION OF
To Register/Memory	00001111	10010100	mod 0 0 0	r/m	4/5	4/5	VINE VIII OR	h
SETNE/SETNZ = Set Byte on Not Equa	al/Not Zero				0101-510		Iname	atono se a
To Register/Memory	00001111	10010101	mod 0 0 0	r/m	4/5	4/5	ment	h
SETBE/SETNA = Set Byte on Below of	r Equal/Not Abov	e						
To Register/Memory	00001111	10010110	mod 0 0 0	r/m	4/5	4/5	Tok no omu	h Get/da
SETNBE/SETA = Set Byte on Not Belo	w ex Equal/Abou	A CENTRE OF	1 100		6 6 6 7 6 7 0		Marne	BANK DRIVE
To Register/Memory	00001111	10010111	mod 0 0 0	r/m	4/5	4/5	Impriu	Pull Dapies
	00001111	10010111	11100000	17111	lamed a	Mot Grantur	ensuling gint	- BOOKA
SETS = Set Byte on Sign		I	1		of Firto		Inches	8-Bat Display
To Register/Memory	00001111	10011000	mod 0 0 0	r/m	4/5	4/5	tmons	h .
SETNS = Set Byte on Not Sign								
To Register/Memory	00001111	10011001	mod 0 0 0	r/m	4/5	4/5	Service Services	h
SETP/SETPE = Set Byte on Parity/Par	ity Even		P. Leave Man					
To Register/Memory	00001111	10011010	mod 0 0 0	r/m	4/5	4/5	30600	h
SETNP/SETPO = Set Byte on Not Paris	ty/Parity Odd				Granter	Jolf Visopil 16	need no dead	- CHARLE
To Register/Memory	00001111	10011011	mod 0 0 0	r/m	4/5	4/5	anama.	h
SETL/SETNGE = Set Byte on Less/No	t Greater or Equa	In amedialgeits Hu	911100	101	1 110000		Inom	Full Dispisor
To Register/Memory	00001111	10011100	mod 0 0 0	r/m	4/5	4/5	I mile on that I	h
SETNL/SETGE = Set Byte on Not Less	/Greater or Fous		ipaib flo	8	FYFTE FO		theme	e de Dienes
To Register/Memory	00001111	01111101	mod 0 0 0	r/m	4/5	4/5	Inem	h
SETLE/SETNG = Set Byte on Less or I							max Y O no	mul = XXX
To Register/Memory	00001111	10011110	mod 0 0 0	r/m	4/5	4/5		
			modooo		1 004/911	4/5	es xos m q	h xos
SETNLE/SETG = Set Byte on Not Less			T1000		(SXO3), m	integ JCXZ fig	Roder Datheran	ddinss Biza
To Register/Memory	00001111	10011111	mod 0 0 0	r/m	4/5	4/5	CX Yimes	oc. 1 yr 900
ENTER = Enter Procedure	11001000	16-bit displacem	ent, 8-bit leve					
L = 0					10	10	b	h
L = 1 L > 1					12 15 +	12 15 +	b	h
					4(n - 1)	4(n - 1)	200.1 b 3859	to Ash too
LEAVE = Leave Procedure	11001001	1			4	4		
LEAVE Floredule	11001001	J			4	4	b	h ko





Table 6-1. Intel386™ DX Instruction Set Clock Count Summary (Continued)

		Real	K COUNT	Real	
INSTRUCTION	FORMAT	Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
INTERRUPT INSTRUCTIONS			payanhoù) 8	igriounte	TSUBBUTH
INT = Interrupt:					1.000008
Type Specified	11001101 type	37		b 0 0	month will
				e Pentoge Les	mail et
Type 3	11001100	33	0	a de b	ment as V
INTO = Interrupt 4 if Overflow Flag Set	11001110	ested) x	Neve Ser as viet as	Lagaliviteria Su-ci Alek io-UC	Bruss Bosses
If OF = 1		35	e agr xc ass	b.e	Pruggetta
If OF = 0		3 3	3	b, e	SGB most
Bound = Interrupt 5 if Detect Value	01100010 mod reg r/m	Tank Call	821 80905 0	30.87 XQ 866	From Intel
Out of Range	01100010 mod reg r/m	SS via Task Clate Fuel Gate	NU RESORT SECO	THE THE REAL PROPERTY AND VALUE	EDD WORK
If Out of Range		44	NA SEL PRIVA	b, e	e, g, h, j, k,
If In Bange		10	10	b, e b, e	e, g, h, j, k, e, g, h, j, k,
Protected Mode Only (INT)		dus comention (Mass	A STATE OF THE STA	aug or prin pour	1000
INT: Type Specified		100		RHUTS	THUSBER
Via Interrupt or Trap Gate		11111011		Trucks # Squ	retal - Th
to Same Privilege Level			59		g, j, k, r
Via Interrupt or Trap Gate			The second by	(TSRI) yield is	CHA COLLEGE
to Different Privilege Level	and Code		99	Polytonial Cover	g, j, k, r
From 80286 Task to 80286 TSS via Ta From 80286 Task to Intel386 DX TSS			282	SCUB OF ANY	g, j, k, r g, j, k, r
From 80286 Task to virt 8086 md via T			226	Claim for Mis T	g, j, k, r
From Intel386 DX Task to 80286 TSS			284	universitä?	g, j, k, r
From Intel386 DX Task to Intel386 DX		"Class rich	311	Simily of New Y	g, j, k, r
From Intel386 DX Task to virt 8086 md	I via Task Gate		228	CONTINUE OF	g, j, k, r
From virt 8086 md to 80286 TSS via Ta	ask Gate		289	of Start 100 8	g, j, k, r
From virt 8086 md to Intel386 DX TSS			316	Of Charles And St	g, j, k, r
From virt 8086 md to priv level 0 via Tr	ap Gate or Interrupt Gate	Olas Draffwel et	119	OF ASST MILE	DIRECTO THE ST
INT: TYPE 3				CONTROL	ROBBEROOF
Via Interrupt or Trap Gate		an to rett			AN - TH
to Same Privilege Level			59		g, j, k, r
Via Interrupt or Trap Gate		anesalge P see Than	n Cantrol/Dan	or it and ot o	INT - VO
to Different Privilege Level	sk Gate Den seg t T - 0 t 0 0 0 t 1	o rinconso	99	Signal mark E/R	g, j, k, r
From 80286 Task to 80286 TSS via Ta From 80286 Task to Intel386 DX TSS	ion dato		278 305		g, j, k, r
From 80286 Task to Virt 8086 md via 1		10 11110000	222	6+0HO at	g, j, k, r g, j, k, r
From Intel386 DX Task to 80286 TSS		and the engage	280	total and a	g, j, k, r
From Intel386 DX Task to Intel386 DX			307		g, j, k, r
From Intel386 DX Task to Virt 8086 mg	d via Task Gate	0 . Fri 10000	224	NUZZENE E	g, j, k, r
From virt 8086 md to 80286 TSS via Ta	ask Gate		285		g, j, k, r
From virt 8086 md to Intel386 DX TSS		AND LOCAL PROPERTY.	312	CHORIGA	g, j, k, r
From virt 8086 md to priv level 0 via Tr	ap Gate or Interrupt Gate	100000	119	0-0110-0	Register tro
INTO:		00001111 00		Register	mont 5 - BEST
Via Interrupt or Trap Grate to Same Privilege Level		00 21110000	59	T-MT	nikr
Via Interrupt or Trap Gate			59		g, j, k, r
to Different Privilege Level		100001001	99	-nolintess.	g, j, k, r
From 80286 Task to 80286 TSS via Ta	sk Gate	11011001	280	s A YOUR NE	g, j, k, r
From 80286 Task to Intel386 DX TSS			307		g, j, k, r
From 80286 Task to virt 8086 md via T	ask Gate		224		g, j, k, r
From Intel200 DV Took to 00000 TOO.			282	THE WELLS	g, j, k, r
From Intel386 DX Task to 80286 TSS		PRODUCTION OF THE PARTY OF THE	309	- C1297   C -	g, j, k, r
From Intel386 DX Task to Intel386 DX	TSS via Task Gate	19615	A CONTRACTOR OF THE PARTY OF TH	E STATE OF THE PARTY OF THE PAR	
From Intel386 DX Task to Intel386 DX From Intel386 DX Gate			225		g, j, k, r
From Intel386 DX Task to Intel386 DX	ask Gate		A CONTRACTOR OF THE PARTY OF TH		

rable o- i. Intersoo · m DA Instruction Set Clock Count Summary (Continued)

					K COUNT		TES
INSTRUCTION				Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
INTERRUPT INSTRUCTIONS (Continu	ued)					OTTOURT 28	THURREST
BOUND:							Malai = Ti
Via Interrupt or Trap Gate				10.010.011			
to Same Privilege Level					59		g, j, k, r
Via Interrupt or Trap Gate				11001100			- 199
to Different Privilege Level				21170211	99	Service Life Array	g, j, k, r
From 80286 Task to 80286 TSS via					254		g, j, k, r
From 80286 Task to Intel386 DX TS From 80268 Task to virt 8086 Mode					284		g, j, k, r
From Intel386 DX Task to 80286 T					264		g, j, k, r g, j, k, r
From Intel386 DX Task to Intel386		е	nto perbon	01000110	294	In C. E. 2 I gorn	g, j, k, r
From 80368 Task to virt 8086 Mode	e via Task Gate				243	openia to	g, j, k, r,
From virt 8086 Mode to 80286 TSS					264		g, j, k, r
From virt 8086 Mode to Intel386 D					294		g, j, k, r
From virt 8086 md to priv level 0 via	a Trap Gate of Interru	pt Gate			119	THO YES US	Ar batastos
NTERRUPT RETURN						balloes	osyl Tre
RET = Interrupt Return	11001111			22		ne on Tho to	g, h, j, k, r
1 3 / (p. )						e Privilogo Lav	med at
Protected Mode Only (IRET)  To the Same Privilege Level (within to	nak)				00	pt or Trup (Sa	macrol atV
To Different Privilege Level (within ta					38 82	ant Physiope	g, h, j, k, r g, h, j, k, r
From 80286 Task to 80286 TSS				on Trials Care	232	en or sent to	h, j, k, r
From 80286 Task to Intel386 DX TSS				pdp() Red	265	nic of seal 188	h, j, k, r
From 80286 Task to Virtual 8086 Tas				sta Divant by	213	see DXTrass	h, j, k, r
From 80286 Task to Virtual 8086 Mod				TER VIN Task Gato	60	SEEDN Tosk	From Inte
From Intel386 DX Task to 80286 TSS From Intel386 DX Task to Intel386 DX				Wa Took Gare	271 275	SENT NO DEE	h, j, k, r h, j, k, r
From Intel386 DX Task to Virtual 808				STATE CONTRACT	223	Não qui terra guida. Test cut terra distili	h, j, k, r
From Intel386 DX Task to Virtual 808	6 Mode (within task)			Surgan so etail) au	60	eg at 5m Bisti	Section And
PROCESSOR CONTROL							BUYT BO
HLT = HALT	11110100			5	5	pa quiTro te	members
						of this galley	to Sam
MOV = Move to and From Control	Debug/Test Regist	ers					mothi aiV
CR0/CR2/CR3 from register	00001111	00100010	1 1 eee reg	11/4/5	11/4/5	OS of Mark To 80	con md. T
Register From CR0-3	00001111	00100000	1 1 eee reg	6	6	Entror AssiT 86	Ecom SCI
DR0-3 From Register	00001111	00100011	1 1 eee reg	22	22	Mel XO 986	afet angel
DR6-7 From Register	00001111	00100011	1 1 eee reg	16	16	MAT XI WAS	Freedy Into
Register from DR6-7	00001111	00100001	1 1 eee reg	14	14	0.0 or ber 6503 tnl or ber 8503	in mark
Register from DR0-3	00001111	00100001	1 1 eee reg	22	22	ing of him GHO	From were
TR6-7 from Register	00001111	00100110	1 1 eee reg	12	12		10791
Register from TR6-7	00001111	00100100	1 1 eee reg	12	12	et at Trap Gr	monal and
NOP = No Operation	10010000			3	3	el antre la	people av
				15	legal.	Englishing the	and of
WAIT = Wait until BUSY # pin is negat	ted 10011011			7	7	DS of Real St.	COR month





Table 6-1. Intel386™ DX Instruction Set Clock Count Summary (Continued)

					CLOCK CO			TES
INSTRUCTION					Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
PROCESSOR EXTENSION INSTRU	CTIONS							
Processor Extension Escape	11011TTT	modLLL r/m	700		See		Status World	h
Toolson Extension Escape	TTT and LLL bits				80287/80Intel387	seathesik	ResT bic#3	av
	information for co				data sheets for clock counts	yasanaki		
PREFIX BYTES					Clock courts	Access	scaft Whise-	869
Address Size Prefix	01100111	mts 00/2			10010000	0	Magnifer M.	
		1 1000 1011			0	0	SHAN AND A	20/1039
LOCK - Bus Lock Prenx	11110000	]						m
Operand Size Prefix	01100110				0.8 9.48	0	SLON NO	TOURTE
Segment Override Prefix					1386 DX Reat A	iply to int	is a signo	rit s seto
cs: (ekocopo bilaval) a no	00101110	n like sheat is			obserion) will op	0		
DS: o notatoiv fimil Inemper	00111110	I notigeoxil			DS, 05, FS	0 0	is entit brion	dends be
ES:	00100110	et pagriedly or			0	0	an augos	iw (fasse) teni aldT
FS:	01100100				0	0		ode.
GS: 3550M exerbbA leury	01100101	o satisful bi			lead of state	tal co year	s a riguer	ofes d th
SS:	00110110	to redmen I				0 61		
PROTECTION CONTROL	of priwated ex	i esu reipola li						
ARPL = Adjust Requested Privile	ane I evel				on max ((logg   m 3 f b clocks		n li = xisc	Actual C
From Register/Memory	01100011	mod reg r/m			N/A	20/21	a	of sirk no
LAR = Load Access Rights						register. to register		
From Register/Memory	00001111	00000010	mod reg	r/m	N/A	15/16	a	g, h, j, p
LGDT = Load Global Descriptor			bosioon è	a La	digte to register	eash way		An excert
Table Register	00001111	00000001	mod 0 1 0	r/m	lo seefuliger ,be	nosati yils	CONTRACTOR OF THE PARTY OF THE	The second second
LIDT = Load Interrupt Descripto	or			.8888	cripter, table acres	during das	behears a	\$XOOZ
Table Register	00001111	00000001	mod 0 1 1	r/m	1386 CH Protect			
LLDT = Load Local Descriptor					notion violation	pag Tananag Joly Minif so	g Muni 2 F n empae s 1	
Table Register to Register/Memory	00001111	00000000	mod 0 1 0	r/m	N/A	000 (Iness	ig you you	pitalow lin
LMSW = Load Machine Status Wo	codeness to	00000000	THIOGOTO	1.101012	N/A	20/24	o by a	g, h, j, l
From Register/Memory	00001111	00000001	mod 1 1 0	r/m	11/14	11/14	b, c	il tineae
LSL = Load Segment Limit	Recifementus III	w nottourient w	sirit ye abi	an TOL	o TOO ed in a	98380000 10	et descrip	Impes BA
From Register/Memory	00001111	00000011	mod reg	r/m	soc aysternus. ET instructions	emporedium	negrity in	restonose
Byte-Granular Limit			be	taloiv a	N/A	21/22	a	g, h, j, p
Page-Granular Limit					N/A	25/26	апо	g, h, j, p
LTR = Load Task Register  From Register/Memory	00001111	00000000	mod 0 1 1	r/m	N/A	23/27	all sd) to 1	Their
SGDT = Store Global Descriptor	March M class	1 VOM 641	nonsular	i al ti	thesian and forces	20/2/	Antio H	g, h, j, l
Table Register	00001111	00000001	mod 0 0 0	r/m	nt of ballogs	9	b, c	Mory MA
SIDT = Store Interrupt Descripto		os Inemnes v	o dimil too	moarre	esteroly bosses	vionieri -	hodenment.	Salo si Ba
Table Register	00001111	00000001	mod 0 0 1	r/m	91 001	9	b, c	collapto
SLDT = Store Local Descriptor T	100010	timil bonitals	ont made	DE DE	Serow as Jima Abe	Bur if the st	s la balla	sett fon t
To Register/Memory	00001111	00000000	mod 0 0 0	r/m	N/A	2/2	siv ngilseli	ng Ispana



### Table 6-1. Intel386™ DX Instruction Set Clock Count Summary (Continued)

							CLOCK	COUNT	NO.	TES
INSTRUCT	TION SOOM Build Sand Sand Sand Sand Sand Sand Sand San		FORMAT				Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
SMSW	= Store Machine						99		EXTENSION	ROCESSON
	Status Word		00001111	00000001	mod 1 0 0	r/m	2/2	2/2	b, c	h, l
STR	= Store Task Regist	er					and allabous			
	To Register/Memo	ry	00001111	00000000	mod 0 0 1	r/m	N/A	2/2	а	h
VERR	= Verify Read Acces	388							8	TYO MASK
	Register/Memory		00001111	00000000	mod 1 0 0	r/m	N/A	10/11	a	g, h, j, p
VERW	= Verify Write Acce	888	00001111	00000000	mod 1 0 1	r/m	N/A	15/16	a	g, h, j, p

### **INSTRUCTION NOTES FOR TABLE 6-1**

### Notes a through c apply to Intel386 DX Real Address Mode only:

- a. This is a Protected Mode instruction. Attempted execution in Real Mode will result in exception 6 (invalid opcode).
- b. Exception 13 fault (general protection) will occur in Real Mode if an operand reference is made that partially or fully extends beyond the maximum CS, DS, ES, FS or GS limit, FFFFH. Exception 12 fault (stack segment limit violation or not present) will occur in Real Mode if an operand reference is made that partially or fully extends beyond the maximum SS limit. c. This instruction may be executed in Real Mode. In Real Mode, its purpose is primarily to initialize the CPU for Protected Mode.

### Notes d through g apply to Intel386 DX Real Address Mode and Intel386 DX Protected Virtual Address Mode:

- d. The Intel386 DX uses an early-out multiply algorithm. The actual number of clocks depends on the position of the most significant bit in the operand (multiplier).
- Clock counts given are minimum to maximum. To calculate actual clocks use the following formula:
- Actual Clock = if m < > 0 then max ( $[log_2 | m|]$ , 3) + b clocks:

if m = 0 then 3+b clocks

In this formula, m is the multiplier, and

- b = 9 for register to register,
- b = 12 for memory to register,
- b = 10 for register with immediate to register,
- b = 11 for memory with immediate to register.
- e. An exception may occur, depending on the value of the operand.
- f. LOCK# is automatically asserted, regardless of the presence or absence of the LOCK# prefix.
- g. LOCK# is asserted during descriptor table accesses.

### Notes h through r apply to Intel386 DX Protected Virtual Address Mode only:

- h. Exception 13 fault (general protection violation) will occur if the memory operand in CS, DS, ES, FS or GS cannot be used due to either a segment limit violation or access rights violation. If a stack limit is violated, an exception 12 (stack segment limit violation or not present) occurs.
- i. For segment load operations, the CPL, RPL, and DPL must agree with the privilege rules to avoid an exception 13 fault (general protection violation). The segment's descriptor must indicate "present" or exception 11 (CS, DS, ES, FS, GS not present). If the SS register is loaded and a stack segment not present is detected, an exception 12 (stack segment limit violation or not present) occurs.
- j. All segment descriptor accesses in the GDT or LDT made by this instruction will automatically assert LOCK# to maintain descriptor integrity in multiprocessor systems.
- k. JMP, CALL, INT, RET and IRET instructions referring to another code segment will cause an exception 13 (general protection violation) if an applicable privilege rule is violated.
- I. An exception 13 fault occurs if CPL is greater than 0 (0 is the most privileged level).
- m. An exception 13 fault occurs if CPL is greater than IOPL.
- n. The IF bit of the flag register is not updated if CPL is greater than IOPL. The IOPL and VM fields of the flag register are updated only if CPL = 0.
- o. The PE bit of the MSW (CR0) cannot be reset by this instruction. Use MOV into CR0 if desiring to reset the PE bit.
- p. Any violation of privilege rules as applied to the selector operand does not cause a protection exception; rather, the zero flag is cleared.
- q. If the coprocessor's memory operand violates a segment limit or segment access rights, an exception 13 fault (general protection exception) will occur before the ESC instruction is executed. An exception 12 fault (stack segment limit violation or not present) will occur if the stack limit is violated by the operand's starting address.
- r. The destination of a JMP, CALL, INT, RET or IRET must be in the defined limit of a code segment or an exception 13 fault (general protection violation) will occur.



## 6.2 INSTRUCTION ENCODING

### 6.2.1 Overview

All instruction encodings are subsets of the general instruction format shown in Figure 6-1. Instructions consist of one or two primary opcode bytes, possibly an address specifier consisting of the "mod r/m" byte and "scaled index" byte, a displacement if required, and an immediate data field if required.

Within the primary opcode or opcodes, smaller encoding fields may be defined. These fields vary according to the class of operation. The fields define such information as direction of the operation, size of the displacements, register encoding, or sign extension.

Almost all instructions referring to an operand in memory have an addressing mode byte following the primary opcode byte(s). This byte, the mod r/m byte, specifies the address mode to be used. Certain

encodings of the mod r/m byte indicate a second addressing byte, the scale-index-base byte, follows the mod r/m byte to fully specify the addressing mode.

Addressing modes can include a displacement immediately following the mod r/m byte, or scaled index byte. If a displacement is present, the possible sizes are 8, 16 or 32 bits.

If the instruction specifies an immediate operand, the immediate operand follows any displacement bytes. The immediate operand, if specified, is always the last field of the instruction.

Figure 6-1 illustrates several of the fields that can appear in an instruction, such as the mod field and the r/m field, but the Figure does not show all fields. Several smaller fields also appear in certain instructions, sometimes within the opcode bytes themselves. Table 6-2 is a complete list of all fields appearing in the Intel386 DX instruction set. Further ahead, following Table 6-2, are detailed tables for each field.




Figure 6-1. General Instruction Format

Table 6-2. Fields within Intel386™ DX Instructions

Field Name	Description Description	Number of Bits	
w blan	Specifies if Data is Byte or Full Size (Full Size is either 16 or 32 Bits	residential 1 shares y	
d samoli	Specifies Direction of Data Operation	show a 1 n more	
S	Specifies if an Immediate Data Field Must be Sign-Extended	ca atid 11 aveve	
reg	General Register Specifier	no abna 3 go Jid-9	
mod r/m	Address Mode Specifier (Effective Address can be a General Register)	2 for mod;	
YA	DA 1000	3 for r/m	
SS	Scale Factor for Scaled Index Address Mode	2	
index	General Register to be used as Index Register	3	
base	General Register to be used as Base Register	3	
sreg2	Segment Register Specifier for CS, SS, DS, ES	2	
sreg3	Segment Register Specifier for CS, SS, DS, ES, FS, GS	3	
tttn	For Conditional Instructions, Specifies a Condition Asserted	AUDOSES ES.	
10	or a Condition Negated prints of the able of leave to the able of leave	dointed 4d nirth	

Note: Table 6-1 shows encoding of individual instructions.

# Instruction Set

With the Intel386 DX, the 8086/80186/80286 instruction set is extended in two orthogonal directions: 32-bit forms of all 16-bit instructions are added to support the 32-bit data types, and 32-bit addressing modes are made available for all instructions referencing memory. This orthogonal instruction set extension is accomplished having a Default (D) bit in the code segment descriptor, and by having 2 prefixes to the instruction set.

Whether the instruction defaults to operations of 16 bits or 32 bits depends on the setting of the D bit in the code segment descriptor, which gives the default length (either 32 bits or 16 bits) for both operands and effective addresses when executing that code segment. In the Real Address Mode or Virtual 8086 Mode, no code segment descriptors are used, but a D value of 0 is assumed internally by the Intel386 DX when operating in those modes (for 16-bit default sizes compatible with the 8086/80186/80286).

Two prefixes, the Operand Size Prefix and the Effective Address Size Prefix, allow overriding individually the Default selection of operand size and effective address size. These prefixes may precede any opcode bytes and affect only the instruction they precede. If necessary, one or both of the prefixes may be placed before the opcode bytes. The presence of the Operand Size Prefix and the Effective Address Prefix will toggle the operand size or the effective address size, respectively, to the value "opposite" from the Default setting. For example, if the default operand size is for 32-bit data operations, then presence of the Operand Size Prefix toggles the instruction to 16-bit data operation. As another example, if the default effective address size is 16 bits, presence of the Effective Address Size prefix toggles the instruction to use 32-bit effective address computa-

These 32-bit extensions are available in all Intel386 DX modes, including the Real Address Mode or the Virtual 8086 Mode. In these modes the default is always 16 bits, so prefixes are needed to specify 32-bit operands or addresses. For instructions with more than one prefix, the order of prefixes is unimportant.

Unless specified otherwise, instructions with 8-bit and 16-bit operands do not affect the contents of the high-order bits of the extended registers.

# 6.2.3 Encoding of Instruction Fields

Within the instruction are several fields indicating register selection, addressing mode and so on. The exact encodings of these fields are defined immediately ahead.

# 0.2.3.1 ENCODING OF OPERAND LENGTH (W)

For any given instruction performing a data operation, the instruction is executing as a 32-bit operation or a 16-bit operation. Within the constraints of the operation size, the w field encodes the operand size as either one byte or the full operation size, as shown in the table below.

w Field	Operand Size During 16-Bit Data Operations	Operand Size During 32-Bit Data Operations
0	8 Bits	8 Bits
enflet able	16 Bits 90 10	32 Bits

# 6.2.3.2 ENCODING OF THE GENERAL REGISTER (reg) FIELD

The general register is specified by the reg field, which may appear in the primary opcode bytes, or as the reg field of the "mod r/m" byte, or as the r/m field of the "mod r/m" byte.

# Encoding of reg Field When w Field is not Present in Instruction

reg Field	Register Selected During 16-Bit Data Operations	Register Selected During 32-Bit Data Operations
000	AX	EAX
001	CX	ECX
010	DX	EDX
011	BX	EBX
100	SP	ESP
101	BP	EBP
110	SI	ESI
111	DI	EDI

# Encoding of reg Field When w Field is Present in Instruction

### Register Specified by reg Field **During 16-Bit Data Operations:** Function of w Field reg (when w = 0)(when w = 1)000 AL AX 001 CL CX DL 010 DX 011 BI BX 100 101 CH BP DH 110 SI 111 BH DI



Register Specified by reg Field During 32-Bit Data Operations				
req	Function of w Field			
rey	(when w = 0)	(when w = 1)		
000	HIZ + TAL 22	EAX		
001	HIG + CL22	ECX		
010	Tarba DLad	EDX		
011	lam + BLed	EBX		
100	AH BB	ESP		
101	Tarb - CHad	EBP		
110	DH	ESI		
111/0/6	BH BH	EDI		

### 6.2.3.3 ENCODING OF THE SEGMENT REGISTER (sreg) FIELD

The sreg field in certain instructions is a 2-bit field allowing one of the four 80286 segment registers to be specified. The sreg field in other instructions is a 3-bit field, allowing the Intel386 DX FS and GS segment registers to be specified.

### 2-Bit sreg2 Field

2-Bit sreg2 Field	Segment Register Selected
00	ES
01	ES CS
10	SS
AD 11	DS

### 3-Bit srea3 Field

3-Bit sreg3 Field	Segment Register Selected
000	ES
001	CS
010	SS
011	DS
100	FS
101	GS
110	do not use
111	do not use

### 6.2.3.4 ENCODING OF ADDRESS MODE

Except for special instructions, such as PUSH or POP, where the addressing mode is pre-determined, the addressing mode for the current instruction is specified by addressing bytes following the primary opcode. The primary addressing byte is the "mod r/m" byte, and a second byte of addressing information, the "s-i-b" (scale-index-base) byte, can be specified.

The s-i-b byte (scale-index-base byte) is specified when using 32-bit addressing mode and the "mod r/m" byte has r/m = 100 and mod = 00, 01 or 10. When the sib byte is present, the 32-bit addressing mode is a function of the mod, ss, index, and base fields.

The primary addressing byte, the "mod r/m" byte, also contains three bits (shown as TTT in Figure 6-1) sometimes used as an extension of the primary opcode. The three bits, however, may also be used as a register field (reg).

When calculating an effective address, either 16-bit addressing or 32-bit addressing is used. 16-bit addressing uses 16-bit address components to calculate the effective address while 32-bit addressing uses 32-bit address components to calculate the effective address. When 16-bit addressing is used, the "mod r/m" byte is interpreted as a 16-bit addressing mode specifier. When 32-bit addressing is used, the "mod r/m" byte is interpreted as a 32-bit addressing mode specifier.

Tables on the following three pages define all encodings of all 16-bit addressing modes and 32-bit addressing modes.



## Encoding of 16-bit Address Mode with "mod r/m" Byte

mod r/m	Effective Address
00 000	DS:[BX+SI]
00 001	DS:[BX+DI]
00 010	SS:[BP+SI]
00 011	SS:[BP+DI]
00 100	DS:[SI]
00 101	DS:[DI]
00 110	DS:d16
00 111	DS:[BX]
01 000	DS:[BX+SI+d8]
01 001	DS:[BX+DI+d8]
01 010	SS:[BP+SI+d8]
01 011	SS:[BP+DI+d8]
01 100	DS:[SI+d8]
01 101	DS:[DI+d8]
01 110	SS:[BP+d8]
01 111	DS:[BX+d8]

mod r/m	Effective Address	
10 000	DS:[BX+SI+d16]	
10 001	DS:[BX+DI+d16]	
10 010	SS:[BP+SI+d16]	
10 011	SS:[BP+DI+d16]	
10 100	DS:[SI+d16]	
10 101	DS:[DI+d16]	
10 110	SS:[BP+d16]	
10 111	DS:[BX+d16]	
11 000	register—see below	
11 001	register—see below	
11 010	register—see below	
11 011	register—see below	
11 100	register—see below	
11 101	register—see below	
11 110	register—see below	
e el se 11.111 ni ne la	register—see below	

Register Specified by r/m During 16-Bit Data Operations				
mod r/m	Function of w Field			
mod I/III	(when w = 0)	(when w = 1)		
11 000	AL	AX		
11 001	CL	CX		
11 010	DL	DX		
11 011	BL	BX		
11 100	AH	SP		
11 101	CH	BP		
11 110	DH	SI		
11 111 mm	BH	DI		

the state of the state of the state of	Davidson and the Control of the Cont			
Register Specified by r/m During 32-Bit Data Operations				
mod r/m	Function of w Field			
11100 17111	(when w=0)	(when w = 1)		
11 000	AL	EAX		
11 001	CL	ECX		
11 010	DL	EDX		
11 011	BL	EBX		
11 100	AH	ESP		
11 101	CH	EBP		
11 110	DH	ESI		
11 111	BH	EDI		



# Encoding of 32-bit Address Mode with "mod r/m" byte (no "s-i-b" byte present):

mod r/m	Effective Address
00 000	DS:[EAX]
00 001	DS:[ECX]
00 010	DS:[EDX]
00 011	DS:[EBX]
00 100	s-i-b is present
00 101	DS:d32
00 110	DS:[ESI]
00 111	DS:[EDI]
01 000	DS:[EAX+d8]
01 001	DS:[ECX+d8]
01 010	DS:[EDX+d8]
01 011	DS:[EBX+d8]
01 100	s-i-b is present
01 101	SS:[EBP+d8]
01 110	DS:[ESI+d8]
01 111	DS:[EDI+d8]

mod r/m	Effective Address
10 000	DS:[EAX+d32]
10 001	DS:[ECX+d32]
10 010	DS:[EDX+d32]
10 011	DS:[EBX+d32]
10 100	s-i-b is present
10 101	SS:[EBP+d32]
10 110	DS:[ESI+d32]
10 111	DS:[EDI+d32]
11 000	register—see below
11 001	register—see below
11 010	register—see below
11 011	register—see below
11 100	register—see below
11 101	register—see below
11 110	register—see below
11 111	register—see below

	Register Specified by reg or r/m during 16-Bit Data Operations:	
mod r/m	function of w field	
100 17 III 8	(when w=0)	(when w = 1)
11 000	ni belarAL + 183	AX AX
11 001	CL CL	CX
11 010	DL	DX
11 011	BL	BX
11 100	AH	SP
11 101	CH	BP
11 110	DH	SI
11 111	BH	DI

mod r/m	function	of w field	
	(when w = 0)	(when w = 1)	
11 000	AL	EAX	
11 001	CL	ECX	
11 010	DL	EDX	
11 011	BL	EBX	
11 100	AH	ESP	
11 101	CH	EBP	
11 110	DH	ESI	
11 111	BH	EDI	

## Encoding of 32-bit Address Mode ("mod r/m" byte and "s-i-b" byte present):

mod base	Eff	ective Address		
00 000	DS:[EAX +	(scaled index)]		
00 001	DS:[ECX +	(scaled index)]		
00 010	DS:[EDX +	(scaled index)]		
00 011	DS:[EBX +	(scaled index)]		
00 100	SS:[ESP +	(scaled index)]		
00 101	DS:[d32 +	(scaled index)]		
00 110	DS:[ESI +	(scaled index)]		
00 111	DS:[EDI +	(scaled index)]		
01 000	DS:[EAX +	(scaled index)	+	d8]
01 001	DS:[ECX +	(scaled index)	+	d8]
01 010	DS:[EDX +	(scaled index)	+	d8]
01 011	DS:[EBX +	(scaled index)	+	d8]
01 100	SS:[ESP +	(scaled index)	+	d8]
01 101	SS:[EBP +	(scaled index)	+	d8]
01 110	DS:[ESI +	(scaled index)	+	d8]
01 111	DS:[EDI +	(scaled index)	+	d8]
10 000	DS:[EAX +	(scaled index)	+	d32]
10 001	DS:[ECX +	(scaled index)	+	d32]
10 010	DS:[EDX +	(scaled index)	+	d32]
10 011	DS:[EBX +	(scaled index)	+	d32]
10 100	SS:[ESP +	(scaled index)	+	d32]
10 101	SS:[EBP +	(scaled index)	+	d32]
10 110	DS:[ESI +	(scaled index)	+	d32]
10 111	DS:[EDI +	(scaled index)	+	d32]

ь	-	-	-	

Mod field in "mod r/m" byte; ss, index, base fields in "s-i-b" byte.

SS	Scale Factor
00	x1
01	x2
10	x4
11 XQ	x4 x8

index	Index Register
000	EAX
001	ECX
010	EDX
011	EDV
100	no index reg**
101	EBP
110	ESI
111	EDI

### \*\*IMPORTANT NOTE:

When index field is 100, indicating "no index register," then ss field MUST equal 00. If index is 100 and ss does not equal 00, the effective address is undefined.



# 6.2.3.5 ENCODING OF OPERATION DIRECTION (d) FIELD

In many two-operand instructions the d field is present to indicate which operand is considered the source and which is the destination.

d	Direction of Operation
0	Register/Memory < Register "reg" Field Indicates Source Operand; "mod r/m" or "mod ss index base" Indicates Destination Operand
1	Register < Register/Memory "reg" Field Indicates Destination Operand; "mod r/m" or "mod ss index base" Indicates Source Operand

## 6.2.3.6 ENCODING OF SIGN-EXTEND (s) FIELD

The s field occurs primarily to instructions with immediate data fields. The s field has an effect only if the size of the immediate data is 8 bits and is being placed in a 16-bit or 32-bit destination.

S	Effect on Immediate Data8	Effect on Immediate Data 16 32
0	None	None
	Sign-Extend Data8 to Fill 16-Bit or 32-Bit Destination	None

### 6.2.3.7 ENCODING OF CONDITIONAL TEST (tttn) FIELD

For the conditional instructions (conditional jumps and set on condition), tttn is encoded with n indicating to use the condition (n=0) or its negation (n=1), and ttt giving the condition to test.

Mnemonic	Condition	tttn
0	Overflow	0000
NO	No Overflow	0001
B/NAE	Below/Not Above or Equal	0010
NB/AE	Not Below/Above or Equal	0011
E/Z	Equal/Zero	0100
NE/NZ	Not Equal/Not Zero	0101
BE/NA	Below or Equal/Not Above	0110
NBE/A	Not Below or Equal/Above	0111
S	Sign	1000
NS	Not Sign	1001
P/PE	Parity/Parity Even	1010
NP/PO	Not Parity/Parity Odd	1011
L/NGE	Less Than/Not Greater or Equal	1100
NL/GE	Not Less Than/Greater or Equal	1101
LE/NG	Less Than or Equal/Greater Than	1110
NLE/G	Not Less or Equal/Greater Than	1111

## 6.2.3.8 ENCODING OF CONTROL OR DEBUG OR TEST REGISTER (eee) FIELD

For the loading and storing of the Control, Debug and Test registers.

### When Interpreted as Control Register Field

eee Code	Reg Name
000	CRO
010	CR2
011	CR3

### When Interpreted as Debug Register Field

eee Code	Reg Name
000	DR0
001	DR1
010	DR2
011	DR3
110	DR6
School 111 Table	DR7

### When Interpreted as Test Register Field

eee Code	Reg Name
Carrie 110 men o	TR6
111	TR7






Figure 7-1. Processor Module Dimensions

# 7. DESIGNING FOR ICETM-Intel386 DX EMULATOR USE

The Intel386 DX in-circuit emulator products are ICE-Intel386 DX 25 MHz or 33 MHz (both referred to as ICE-Intel386 DX emulator). The ICE-Intel386 DX emulator probe module has several electrical and mechanical characteristics that should be taken into consideration when designing the hardware.

Capacitive loading: The ICE-Intel386 DX emulator adds up to 25 pF to each line.

Drive requirement: The ICE-Intel386 DX emulator adds one standard TTL load on the CLK2 line, up to one advanced low-power Schottky TTL load per control signal line, and one advanced low-power Schottky TTL load per address, byte enable, and data line. These loads are within the probe module and are driven by the probe's Intel386 DX component, which has standard drive and loading capability listed in the A.C. and D.C. Specification Tables in Sections 9.4 and 9.5.

**Power requirement:** For noise immunity the ICE-Intel386 DX emulator probe is powered by the user system. This high-speed probe circuitry draws up to 1.5A plus the maximum I<sub>CC</sub> from the user Intel386 DX component socket.

Intel386 DX location and orientation: The ICE-Intel386 DX processor module, target-adaptor cable (which does not exist for the ICE-Intel386 DX 33 MHz emulator), and the isolation board used for extra electrical buffering of the emulator initially, require clearance as illustrated in Figures 7-1 and 7-2.

Interface Board and CLK2 speed reduction: When the ICE-Intel386 DX emulator probe is first attached to an unverified user system, the interface board helps the ICE-Intel386 DX emulator function in user systems with bus faults (shorted signals, etc.). After electrical verification it may be removed. Only when the interface board is installed, the user system must have a reduced CLK2 frequency of 25 MHz maximum.

Cache coherence: The ICE-Intel386 DX emulator loads user memory by performing Intel386 DX component write cycles. Note that if the user system is not designed to update or invalidate its cache (if it has a cache) upon processor writes to memory, the cache could contain stale instruction code and/or data. For best use of the ICE-Intel386 DX emulator, the user should consider designing the cache (if any) to update itself automatically when processor writes occur, or find another method of maintaining cache data coherence with main user memory.






Figure 7-2. Processor Module, Target-Adapter Cable, and Isolation Board Dimensions

### 8. MECHANICAL DATA

### 8.1 INTRODUCTION

In this section, the physical packaging and its connections are described in detail.

# 8.2 PACKAGE DIMENSIONS AND MOUNTING

The initial Intel386 DX package is a 132-pin ceramic pin grid array (PGA). Pins of this package are arranged 0.100 inch (2.54mm) center-to-center, in a 14 x 14 matrix, three rows around

A wide variety of available sockets allow low insertion force or zero insertion force mountings, and a choice of terminals such as soldertail, surface mount, or wire wrap. Several applicable sockets are listed in Table 8.1.




Figure 8.1. 132-Pin Ceramic PGA Package Dimensions




## Table 8.1. Several Socket Options for 132-Pin PGA

- \* Low insertion force (LIF) soldertail 55274-1
- \* Amp tests indicate 50% reduction in insertion force compared to machined sockets

- Other socket options
  \* Zero insertion force (ZIF) soldertail
- 55583-1
- \* Zero insertion force (ZIF) Burn-in version 55573-2

### Amp Incorporated

(Harrisburg, PA 17105 U.S.A. Phone 717-564-0100)



231630-45

Cam handle locks in low profile position when substrate is installed (handle UP for open and DOWN for closed positions)

courtesy Amp Incorporated

Peel-A-Way Mylar and Kapton Socket Terminal Carriers

- \* Low insertion force surface mount CS132-37TG
- \* Low insertion force soldertail CS132-01TG
- \* Low insertion force wire-wrap CS132-02TG (two level) CS132-03TG (three-level)
- \* Low insertion force press-fit CS132-05TG

# **Advanced Interconnections**


(5 Division Street Warwick, RI 02818 U.S.A. Phone 401-885-0485)

Peel-A-Way Carrier No. 132: Kapton Carrier is KS132 Mylar Carrier is MS132

Molded Plastic Body KS132 is shown below:



231630-46



231630-47

courtesy Advanced Interconnections (Peel-A-Way Terminal Carriers U.S. Patent No. 4442938)



Table 8.1. Several Socket Options for 132-Pin PGA (Continued)

### A: Soldertail B: Soldertail PIN GRID ARRAY VisinPak Kapton Carrier **DECOUPLING SOCKETS** PKC Series \* Low insertion force soldertail 0.125 length PGD-005-1A1 Finish: Term/Contact Tin-0.166 Pin Grid Array 0.166 Lead/Gold PGM (Plastic) or PPS \* Low insertion force soldertail 0.180 length PGD-005-1B1 Finish: Term/Contact: Tin-(Glass Epoxy) Series Lead/Gold 0.125 0.180 \* Low insertion 3 level Wire/ Wrap PGD-005-1C1 Finish: Term/Contact Tin-Lead/Gold -0.020 Includes 0.10 $\mu$ F & 1.0 $\mu$ F Decoupling Capacitors -0.020 C: Soldertail 1.450 ± 0.020 33 Perry Ave., P.O. Box 779 Attleboro, MA 02703 (SQUARE) TECHNICAL INFORMATION: (508) 222-2202 CUSTOMER SERVICE: (508) 699-9800 0.193 AUGAT INC. 0.510 - 0.100 TYP. -0.25 SQ. 231630-86 \* Low insertion force socket soldertail (for production use) 2XX-6576-00-3308 (new style) 2XX-6003-00-3302 (older style) Zero insertion force soldertail (for test and burn-in use) 2XX-6568-00-3302 **Textool Products Electronic Products Division/3M** (1410 West Pioneer Drive Irving, Texas 75601 U.S.A. Phone 214-259-2676) courtesy Textool Products/3M 231630-48



# 8.3 PACKAGE THERMAL SPECIFICATION

The Intel386 DX is specified for operation when case temperature is within the range of 0°C-85°C. The case temperature may be measured in any environment, to determine whether the Intel386 DX is within specified operating range.

The PGA case temperature should be measured at the center of the top surface opposite the pins, as in Figure 8.2.




Figure 8.2. Measuring Intel386™ DX PGA Case Temperature

Table 8.2. Intel386™ DX PGA Package Thermal Characteristics

	T	hermal Re	esistance	-°C/Wat	t			
	a seferior	100	Airflo	w — ft./mi	in (m/sec)	)	olein VI	
Parameter	(0)	50 (0.25)	100 (0.50)	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)	♦ θ <sub>Jα</sub> Nalesman d
9 Junction-to-Case (case measured as Fig. 8-2)	2	2	2	2	2	2	2	θ <sub>J pin</sub> θ <sub>Jc</sub>
9 Case-to-Ambient (no heatsink)	19	18	17	15	12	10	9	θ <sub>J</sub> cap
9 Case-to-Ambient (with omnidirectional neatsink)	16	sie <sup>15</sup>	14	12	9	pr7/st bas X	6	b bard traces between the
9 Case-to-Ambient (with unidirectional neatsink)	15	14	13	11 I ni equ	8	6	5	231630-72
Table 8.2 applies to Ir gged into socket or board.			y θ		C/w (inne	orox.) er pins) (ap er pins) (ap	prox.)	
$\theta_{\text{JA}} = \theta_{\text{JC}} + \theta_{\text{CA}}.$						(ambient t		
\$100 miles		reide St						



# 9. ELECTRICAL DATA

### 9.1 INTRODUCTION

The following sections describe recommended electrical connections for the Intel386 DX, and its electrical specifications.

### 9.2 POWER AND GROUNDING

### 9.2.1 Power Connections

The Intel386 DX is implemented in CHMOS III and CHMOS IV technology and has modest power requirements. However, its high clock frequency and 72 output buffers (address, data, control, and HLDA) can cause power surges as multiple output buffers drive new signal levels simultaneously. For clean on-chip power distribution at high frequency, 20 V<sub>CC</sub> and 21 V<sub>SS</sub> pins separately feed functional units of the Intel386 DX.

Power and ground connections must be made to all external  $V_{CC}$  and GND pins of the Intel386 DX. On the circuit board, all  $V_{CC}$  pins must be connected on a  $V_{CC}$  plane. All  $V_{SS}$  pins must be likewise connected on a GND plane.

# 9.2.2 Power Decoupling Recommendations

Liberal decoupling capacitance should be placed near the Intel386 DX. The Intel386 DX driving its 32-bit parallel address and data buses at high frequencies can cause transient power surges, particularly when driving large capacitive loads.

Low inductance capacitors and interconnects are recommended for best high frequency electrical performance. Inductance can be reduced by shortening circuit board traces between the Intel386 DX and decoupling capacitors as much as possible. Capacitors specifically for PGA packages are also commercially available, for the lowest possible inductance.

### 9.2.3 Resistor Recommendations

The ERROR # and BUSY # inputs have resistor pullups of approximately 20 K $\Omega$  built-in to the Intel386 DX to keep these signals negated when no Intel387 DX coprocessor is present in the system (or temporarily removed from its socket). The BS16# input also has an internal pullup resistor of approximately 20 K $\Omega$ , and the PEREQ input has an internal pull-down resistor of approximately 20 K $\Omega$ .

In typical designs, the external pullup resistors shown in Table 9-1 are recommended. However, a particular design may have reason to adjust the resistor values recommended here, or alter the use of pullup resistors in other ways.

# 9.2.4 Other Connection Recommendations

For reliable operation, always connect unused inputs to an appropriate signal level. N.C. pins should always remain unconnected.

Particularly when not using interrupts or bus hold, (as when first prototyping, perhaps) prevent any chance of spurious activity by connecting these associated inputs to GND:

Pin	Signal	
B7	INTR	
B8	NMI	
D14	HOLD	

If not using address pipelining, pullup D13 NA# to  $V_{CC}$ .

If not using 16-bit bus size, pullup C14 BS16# to  $V_{\text{CC}}$ .

Pullups in the range of 20  $K\Omega$  are recommended.

Table 9-1. Recommended Resistor Pullups to V<sub>CC</sub>

Pin and Signal	Pullup Value	Purpose
E14 ADS#	20 KΩ ±10%	Lightly Pull ADS# Negated During Intel386 DX Hold Acknowledge States
C10 LOCK#	20 KΩ ±10%	Lightly Pull LOCK# Negated During Intel386 DX Hold Acknowledge States



# 9.3 MAXIMUM RATINGS

**Table 9-2. Maximum Ratings** 

Parameter	Intel386 <sup>TM</sup> DX 20, 25, 33 MHz
R#, D/C#, M/10#, LOCK#	Maximum Rating
Storage Temperature	-65°C to +150°C
Case Temperature Under Bias	-65°C to +110°C
Supply Voltage with Respect to VSS	-0.5V to +6.5V
Voltage on Other Pins	-0.5V to V <sub>CC</sub> + 0.5V

Table 9-2 is a stress rating only, and functional operation at the maximums is not guaranteed. Functional operating conditions are given in 9.4 D.C. Specifications and 9.5 A.C. Specifications.

Extended exposure to the Maximum Ratings may affect device reliability. Furthermore, although the Intel386 DX contains protective circuitry to resist damage from static electric discharge, always take precautions to avoid high static voltages or electric fields.

## 9.4 D.C. SPECIFICATIONS

Functional Operating Range: V<sub>CC</sub> = 5V ±5%; T<sub>CASE</sub> = 0°C to 85°C

Table 9-3. Intel386™ DX D.C. Characteristics

Symbol	Parameter	20 MHz,	6 <sup>TM</sup> DX 25 MHz, MHz	Unit	Test Conditions
		Min	Max	CURCE !	
VIL	Input Low Voltage	-0.3	0.8	٧	(Note 1)
VIH	Input High Voltage	2.0	V <sub>CC</sub> + 0.3	٧	~401E,40\0,15A-5A).
VILC	CLK2 Input Low Voltage	-0.3	0.8	V	(Note 1)
V <sub>IHC</sub>	CLK2 Input High Voltage 20 MHz 25 MHz and 33 MHz	V <sub>CC</sub> - 0.8	V <sub>CC</sub> + 0.3 V <sub>CC</sub> + 0.3	V	190 -00)
V <sub>OL</sub>	Output Low Voltage  I <sub>OL</sub> = 4 mA: A2-A31, D0-D31  I <sub>OL</sub> = 5 mA: BE0#-BE3#, W/R#,  D/C#, M/IO#, LOCK#, ADS#, HLDA		0.45 0.45	<b>&gt;</b>	10 544) 10 10 10 10 10 10 10 10 10 10 10 10 10 1
V <sub>OH</sub>	Output High Voltage  I <sub>OH</sub> = 1 mA: A2-A31, D0-D31  I <sub>OH</sub> = 0.9 mA: BE0#-BE3#, W/R#,  D/C#, M/IO#, LOCK#, ADS#, HLDA	2.4	ECENO: (I) — MRGUUU (II) — MRGUUU (II) — MRGUUU	V V	
ILI COSS	Input Leakage Current (For All Pins except BS16#, PEREQ, BUSY#, and ERROR#)	C COM TO MA	±15	μΑ	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
I <sub>IH</sub>	Input Leakage Current (PEREQ Pin)	.vo.s or va ine versue le	200	μΑ	V <sub>IH</sub> = 2.4V (Note 2)
I <sub>IL</sub>	Input Leakage Current (BS16#, BUSY#, and ERROR# Pins)	seelli bna e	-400	μΑ	V <sub>IL</sub> = 0.45 (Note 3)
ILO	Output Leakage Current		±15	μΑ	0.45V \le Vout \le Vcc
lcc	Supply Current CLK2 = 40 MHz: with 20 MHz Intel386TM DX CLK2 = 50 MHz: with 25 MHz Intel386TM DX CLK2 = 66 MHz: with 33 MHz Intel386TM DX	1	260 320 390	mA mA mA	(Note 4) I <sub>CC</sub> Typ. = 200 mA I <sub>CC</sub> Typ. = 240 mA I <sub>CC</sub> Typ. = 300 mA
CIN	Input or I/O Capacitance		10	pF	F <sub>C</sub> = 1 MHz
Cout	Output Capacitance		12	pF	F <sub>C</sub> = 1 MHz
C <sub>CLK</sub>	CLK2 Capacitance		20	pF	F <sub>C</sub> = 1 MHz

### NOTES:

- 1. The min value, -0.3, is not 100% tested.
- 2. PEREQ input has an internal pulldown resistor.
- 3. BS16#, BUSY# and ERROR# inputs each have an internal pullup resistor.
- 4. CHMOS IV Technology (CHMOS III Max I<sub>CC</sub> at 20 MHz, 25 MHz = 500 mA, 550 mA).



## 9.5 A.C. SPECIFICATIONS

## 9.5.1 A.C. Spec Definitions

The A.C. specifications, given in Tables 9-4, 9-5, and 9-6, consist of output delays, input setup requirements and input hold requirements. All A.C. specifications are relative to the CLK2 rising edge crossing the 2.0V level.

A.C. spec measurement is defined by Figure 9-1. Inputs must be driven to the voltage levels indicated by Figure 9-1 when A.C. specifications are measured. Intel386 DX output delays are specified with minimum and maximum limits, measured as shown. The minimum Intel386 DX delay times are hold times

provided to external circuitry. Intel386 DX input setup and hold times are specified as minimums, defining the smallest acceptable sampling window. Within the sampling window, a synchronous input signal must be stable for correct Intel386 DX operation.

Outputs NA#, W/R#, D/C#, M/IO#, LOCK#, BE0#-BE3#, A2-A31 and HLDA only change at the beginning of phase one. D0-D31 (write cycles) only change at the beginning of phase two. The READY#, HOLD, BUSY#, ERROR#, PEREQ and D0-D31 (read cycles) inputs are sampled at the beginning of phase one. The NA#, BS16#, INTR and NMI inputs are sampled at the beginning of phase




Figure 9-1. Drive Levels and Measurement Points for A.C. Specifications



9.5.2 A.C. Specification Tables Functional Operating Range:  $V_{CC}=5V\pm5\%$ ;  $T_{CASE}=0^{\circ}C$  to  $\pm85^{\circ}C$ 

Table 9-4. 33 MHz Intel386™ DX A.C. Characteristics

Symbol	Ref.	Paran	neter Mil	A CE- VBClotni		MHz 6TM DX	Unit	Ref.	Notes admired
				niki.	Min	Max		i ig.	
	Operating F	requency		5	8	33.3	MHz	a8 bai	Half of CLK2 Frequency
t1	CLK2 Period	d en		8	15.0	62.5	ns	9-3	t22 D0-D31 R
t2a	CLK2 High	Time		111	6.25		ns	9-3	at 2V
t2b	CLK2 High	Time		8	4.5		ns	9-3	at 3.7V
t3a	CLK2 Low 7	Γime		8	6.25		ns	9-3	at 2V
t3b	CLK2 Low 1	Time		2	4.5		ns	9-3	at 0.8V
t4 S erok	CLK2 Fall T	ime		ā		4	ns	9-3	3.7V to 0.8V (Note 3)
t5 9 dol	CLK2 Rise	Time		a -		4	ns	9-3	0.8V to 3.7V (Note 3)
t6 3 9 6	A2-A31 Va	lid Delay		a	4	15 Y	ns	9-5	C <sub>L</sub> = 50 pF
t7 (S. etc.)	A2-A31 Flo	oat Delay			4	20	ns	9-6	(Note 1)
t8	BE0#-BE3	#, LOCK	# Valid D	elay	4	15	ns	9-5	C <sub>L</sub> = 50 pF
t9	BE0#-BE3	#, LOCK	# Float D	elay	4	20	ns	9-6	(Note 1)
t10	W/R#, M/I	O#, D/C	#, Valid D	elay	4	15	ns	9-5	$C_L = 50  pF$
t10a	ADS# Valid	d Delay			4	14.5	ns	9-5	C <sub>L</sub> = 50 pF
t11	W/R#, M/I	O#, D/C	#, ADS#	Float Delay	4	20	ns	9-6	(Note 1)
t12	D0-D31 W	rite Data V	alid Delay		7	24	ns	9-5a	C <sub>L</sub> = 50 pF, (Note 4)
t12a	D0-D31 W	rite Data H	lold Time		2			9-5b	$C_L = 50 pF$
t13	D0-D31 Flo	oat Delay			4	17	ns	9-6	(Note 1)
t14	HLDA Valid	Delay			4	20	ns	9-6	$C_L = 50  pF$
t15	NA# Setup	Time			5		ns	9-4	
t16	NA# Hold	Time			2	14.1	ns	9-4	
t17	BS16# Set	up Time			5		ns	9-4	
t18	BS16# Hol	d Time	Killeyar		2		ns	9-4	
t19	READY# S	etup Time			7		ns	9-4	
t20	READY# H	lold Time			4		ns	9-4	

# 9.5.2 A.C. Specification Tables (Continued)

Functional Operating Range: V<sub>CC</sub> = 5V ±5%; T<sub>CASE</sub> = 0°C to +85°C

Table 9-4. 33 MHz Intel386™ DX A.C. Characteristics (Continued)

Symbol		38 li Intel38		MHz 6TM DX	Unit	Ref. Fig.	Notes
	SELECTION OF THE PARTY.	relati	Min	Max		i ig.	
t21	D0-D31 Read Setup Time	8	5		ns	9-4	0
t22	D0-D31 Read Hold Time	giet	3		ns	9-4	
t23	HOLD Setup Time	6.25	11		ns	9-4	JO 85
t24	HOLD Hold Time	4.5	2		ns	9-4	io di
t25	RESET Setup Time	6.25	5		ns	9-7	10 8
t26	RESET Hold Time	4.5	2		ns	9-7	JO   di
t27 ( alo//)	NMI, INTR Setup Time		5		ns	9-4	(Note 2)
t28	NMI, INTR Hold Time		5		ns	9-4	(Note 2)
t29	PEREQ, ERROR#, BUSY# Sett	up Time	5		ns	9-4	(Note 2)
t30	PEREQ, ERROR#, BUSY# Hole	d Time	4	REVIEW	ns	9-4	(Note 2)

### NOTES:

<sup>1.</sup> Float condition occurs when maximum output current becomes less than  $I_{LO}$  in magnitude. Float delay is not 100% tested.

<sup>2.</sup> These inputs are allowed to be asynchronous to CLK2. The setup and hold specifications are given for testing purposes, to assure recognition within a specific CLK2 period.

<sup>3.</sup> Rise and fall times are not tested.

<sup>4.</sup> Min. time not 100% tested.





**9.5.2 A.C. Specification Tables** (Continued)

Functional Operating Range: V<sub>CC</sub> = 5V ±5%; T<sub>CASE</sub> = 0°C to +85°C

## Table 9-5. 25 MHz Intel386™ DX A.C. Characteristics

Symbol	d Jest P	aram	eter .			MHz 6TM DX	Unit	Ref. Fig.	Note	Symbols
			maki	ntild	Min	Max		rig.		
	Operating Freque	ency		T.	4	25	MHz	98; bs	Half of CLK2	Frequency
t1	CLK2 Period	an		8	20	125	ns	9-3	00-001 Re	122
t2a	CLK2 High Time	en		31	7		ns	9-3	at 2V	123
t2b	CLK2 High Time	gir		8.	4		ns	9-3	at 3.7V	124
t3a	CLK2 Low Time	en		0.5	7		ns	9-3	at 2V	125
t3b	CLK2 Low Time	En		8	5		ns	9-3	at 0.8V	126
t4 (%)	CLK2 Fall Time	an		a		7	ns	9-3	3.7V to 0.8V	127
t5 (S	CLK2 Rise Time	60		8		7	ns	9-3	0.8V to 3.7V	128
t6	A2-A31 Valid De	elay	THE STATE OF	8	-4	21	ns	9-5	$C_L = 50  pF$	(29
t7 S	A2-A31 Float De	elay		ā	4	30	ns	9-6	(Note 1)	083
t8	BE0#-BE3# Va	alid De	elay		4	24	ns	9-5	$C_L = 50  pF$	estro
t8a	LOCK# Valid De	elay	A Lat on	It want man	4	21	ns	9-5	$C_L = 50  pF$	Float cone
t9	BE0#-BE3#, L	OCK#	Float De	ay	4	30	ns	9-6	(Note 1)	.bete
t10	W/R#, M/IO#,	D/C#	, ADS# V	alid Delay	4	21	ns	9-5	$C_L = 50 pF$	A BESSURE FACE
t11	W/R#, M/IO#,	D/C#	, ADS# F	loat Delay	4	30	ns	9-6	(Note 1)	00 = pT
t12	D0-D31 Write D	ata Va	alid Delay	- 6	7	27	ns	9-5a	$C_L = 50  pF$	38 + H pt
t12a	D0-D31 Write D	ata Ho	old Time		2			9-5b	$C_L = 50  pF$	
t13	D0-D31 Float D	elay			4	22	ns	9-6	(Note 1)	
t14	HLDA Valid Dela	ay			4	22	ns	9-6	$C_L = 50 pF$	
t15	NA# Setup Time	е			7		ns	9-4		
t16	NA# Hold Time				3		ns	9-4		
t17	BS16# Setup Ti	me			7		ns	9-4		
t18	BS16# Hold Tim	ne			3		ns	9-4		
t19	READY# Setup	Time			9		ns	9-4		
t20	READY# Hold T	Time			4		ns	9-4		



# 9.5.2 A.C. Specification Tables (Continued)

Functional Operating Range: V<sub>CC</sub> = 5V ±5%; T<sub>CASE</sub> = 0°C to +85°C

### Table 9-5. 25 MHz Intel386™ DX A.C. Characteristics (Continued)

Symbol		IM 25 Pagetestat		MHz 6 <sup>TM</sup> DX	Unit	Ref. Fig.	Notes
	ushi	nitá	Min	Max		rig.	
t21 upa 3	D0-D31 Read Setup Time	1 1 1 1	7		ns	9-4	negO -
t22	D0-D31 Read Hold Time	- 08	5		ns	9-4	DLIG CLIG
t23	HOLD Setup Time	1.7	15		ns	9-4	Za CUKZ
t24	HOLD Hold Time	1 6 7	. 3		ns 💷	9-4	20140   69
t25	RESET Setup Time	7	10		ns 🕬	9-7	SHO BE
t26	RESET Hold Time	ā	3		ns 🕬	9-7	3b CUK
t27	NMI, INTR Setup Time		6		ns	9-4	(Note 2)
t28	NMI, INTR Hold Time		6		ns	9-4	(Note 2)
t29	PEREQ, ERROR#, BUSY# Set	tup Time	6		ns	9-4	(Note 2)
t30	PEREQ, ERROR#, BUSY# Ho	ld Time	5		ns	9-4	(Notes 2, 3)

### NOTES:

<sup>1.</sup> Float condition occurs when maximum output current becomes less than  $I_{LO}$  in magnitude. Float delay is not 100% tested.

<sup>2.</sup> These inputs are allowed to be asynchronous to CLK2. The setup and hold specifications are given for testing purposes, to assure recognition within a specific CLK2 period.





# 9.5.2 A.C. Specification Tables (Continued) (Second 20) and dis T moltrad None 2.0.4 2.4.2

Functional Operating Range: V<sub>CC</sub> = 5V ±5%; T<sub>CASE</sub> = 0°C to +85°C

Table 9.6. 20 MHz Intel386™ DX A.C. Characteristics

Symbol	Parameter	The second second	MHz 6TM DX	Unit	Ref.	Notes
		Min	Max		Fig.	
10 -4-1/6	Operating Frequency	4	20	MHz	Holet Tiere	Half of CLK2 Frequency
t <sub>1</sub>	CLK2 Period	25	125	ns	9-3	100 1000
t <sub>2a</sub>	CLK2 High Time	8		ns	9-3	at 2V
t <sub>2b</sub>	CLK2 High Time	5		ns	9-3	at (V <sub>CC</sub> - 0.8V)
t <sub>3a</sub>	CLK2 Low Time	8	2	ns	9-3	at 2V
t <sub>3b</sub>	CLK2 Low Time	6		ns	9-3	at 0.8V
t <sub>4</sub>	CLK2 Fall Time	FIRST NA	8	ns	9-3	(V <sub>CC</sub> - 0.8V) to 0.8V
t <sub>5</sub> ton a	CLK2 Rise Time	ed seet ee	mos 8 nem	ns	9-3	0.8V to (V <sub>CC</sub> - 0.8V)
t <sub>6</sub>	A2-A31 Valid Delay	4	30	ns	9-5	C <sub>L</sub> = 120 pF
t <sub>7</sub>	A2-A31 Float Delay	4	32	ns	9-6	(Note 1)
t <sub>8</sub>	BE0#-BE3#, LOCK# Valid Delay	4	30	ns	9-5	C <sub>L</sub> = 75 pF
t <sub>9</sub>	BE0#-BE3#, LOCK# Float Delay	4	32	ns	9-6	(Note 1)
t <sub>10</sub>	W/R#, M/IO#, D/C#, ADS# Valid Delay	6	28	ns	9-5	C <sub>L</sub> = 75 pF
t <sub>11</sub>	W/R#, M/IO#, D/C#, ADS# Float Delay	6	30	ns	9-6	(Note 1)
t <sub>12</sub>	D0-D31 Write Data Valid Delay	4	38	ns	9-5c	C <sub>L</sub> = 120 pF
t <sub>13</sub>	D0-D31 Float Delay	4	27	ns	9-6	(Note 1)
t <sub>14</sub>	HLDA Valid Delay	6	28	ns	9-6	$C_L = 75  pF$
t <sub>15</sub>	NA# Setup Time	9		ns	9-4	
t <sub>16</sub>	NA# Hold Time	14		ns	9-4	
t <sub>17</sub>	BS16# Setup Time	13		ns	9-4	
t <sub>18</sub>	BS16# Hold Time	21	Selection of	ns	9-4	
t <sub>19</sub>	READY# Setup Time	12		ns	9-4	
t <sub>20</sub>	READY# Hold Time	4		ns	9-4	
t <sub>21</sub>	D0-D31 Read Setup Time	11		ns	9-4	
t <sub>22</sub>	D0-D31 Read Hold Time	6		ns	9-4	
t <sub>23</sub>	HOLD Setup Time	17		ns	9-4	
t <sub>24</sub>	HOLD Hold Time	5		ns	9-4	
t <sub>25</sub>	RESET Setup Time	12		ns	9-7	

9.5.2 A.C. Specification Tables (Continued) Functional Operating Range:  $V_{CC}=5V\pm5\%$ ;  $T_{CASE}=0^{\circ}C$  to  $+85^{\circ}C$ 

Table 9-6, 20 MHz Intel386™ DX A.C. Characteristics (Continued)

Symbol	Parameter Parameter		MHz 86TM DX	Unit	Ref. Fig.	(Note 2) (Note 2) (Note 2)
		Min	Max		rig.	
t <sub>26</sub>	RESET Hold Time	4	PA CONTRACTOR	ns	9-7	
t <sub>27</sub>	NMI, INTR Setup Time	16		ns	9-4	(Note 2)
t <sub>28</sub>	NMI, INTR Hold Time	16		ns	9-4	(Note 2)
t <sub>29</sub> (v8.0	PEREQ, ERROR#, BUSY# Setup Time	14	3	ns	9-4	(Note 2)
t <sub>30</sub>	PEREQ, ERROR#, BUSY# Hold Time	5	8	ns	9-4	(Note 2)

### NOTES:


<sup>2.</sup> These inputs are allowed to be asynchronous to CLK2. The setup and hold specifications are given for testing purposes, to assure recognition within a specific CLK2 period.

			(Note 1)
D0-031 Read . Hold Time			

<sup>1.</sup> Float condition occurs when maximum output current becomes less than ILO in magnitude. Float delay is not 100%



## 9.5.3 A.C. Test Loads



9.5.4 A.C. Timing Waveforms




Figure 9-2. A.C. Test Load

Figure 9-3. CLK2 Timing




Figure 9-4. Input Setup and Hold Timing






Figure 9-5. Output Valid Delay Timing




Figure 9-5a. Write Data Valid Delay Timing (25 MHz, 33 MHz)




Figure 9-5b. Write Data Hold Timing (25 MHz, 33 MHz)






Figure 9-5c. Write Data Valid Delay Timing (20 MHz)




## 9.5.5 Typical Output Valid Delay Versus Load Capacitance at Maximum Operating Temperature (C<sub>L</sub> = 120 pF)




## 9.5.6 Typical Output Valid Delay Versus Load Capacitance at Maximum Operating Temperature (C<sub>L</sub> = 75 pF)



## 9.5.7 Typical Output Valid Delay Versus Load Capacitance at Maximum Operating Temperature (C<sub>1</sub> = 50 pF)



## 9.5.8 Typical Output Rise Time Versus Load Capacitance at Maximum Operating Temperature








Figure 9-6. Output Float Delay and HLDA Valid Delay Timing




Figure 9-7. RESET Setup and Hold Timing, and Internal Phase



#### 10. Revision History

This Intel386 DX data sheet, version -005, contains updates and improvements to previous versions. A revision summary is listed here for your convenience.

#### The sections significantly revised since version -001 are:

2.9.6	Sequence of exception checking table added.
2.9.7	Instruction restart revised.
2.11.2	TLB testing revised.
2.12	Debugging support revised.
3.1	LOCK prefix restricted to certain instructions.
4.4.3.3	I/O privilege level and I/O permission bitmap added.
Figures 4-15a, 4-15b	I/O permission bitmap added.
4.6.4	Protection and I/O permission bitmap revised.
4.6.6 XAM	Entering and leaving virtual 8086 mode through task switches, trap and interrupt gates, and IRET explained.
5.6	Self-test signature stored in EAX.
5.8	Coprocessor interface description added.
5.8.1	Software testing for coprocessor presence added.
Table 6-3	PGA package thermal characteristics added.
7.	Designing for ICE-Intel386 revised.
Figures 7-8, 7-9, 7-10	ICE-Intel386 clearance requirements added.
6.2.3.4	Encoding of 32-bit address mode with no "sib" byte corrected.

#### The sections significantly revised since version -002 are:

THE SECTIONS SI	gillicality revised since version -002 are.
Table 2-5	Interrupt vector assignments updated.
Figure 4-15a	Bit_map_offset must be less than or equal to DFFFH.
Figure 5-28	Intel386 DX outputs remain in their reset state during self-test.
5.7	Component and revision identifier history updated.
9.4	20 MHz D.C. specifications added.
9.5	16 MHz A.C. specifications updated. 20 MHz A.C. specifications added.
Table 6-1	Clock counts updated.

#### The sections significantly revised since version -003 are-

The sections significant	tly revised since version -003 are:
Table 2-6b	Interrupt priorities 2 and 3 interchanged.
2.9.8	Double page faults do not raise double fault exception.
Figure 4-5	Maximum-sized segments must have segments Base <sub>110</sub> = 0.
5.4.3.4	BS16# timing corrected.
Figures 5-16, 5-17,	BS16# timing corrected. BS16# must not be asserted once NA# has been
5-19, 5-22	sampled asserted in the current bus cycle.
9.5	16 MHz and 20 MHz A.C. specifications revised. All timing parameters are now guaranteed at 1.5V test levels. The timing parameters have been adjusted to remain compatible with previous 0.8V/2.0V specifications.

#### Intel386TM DX MICROPROCESSOR



The sections significantly revised since version -004 are:

Chapter 4 25 MHz Clock data included.

Table 2-4 Segment Register Selection Rules updated.

5.4.4 Interrupt Acknowledge Cycles discussion corrected.

Table 5-10 Additional Stepping Information added.

Table 9-3 I<sub>CC</sub> values updated.

9.5.2 Table for 25 MHz A.C. Characteristics added. A.C. Characteristics tables reor-

dered.

Figure 9-5 Output Valid Delay Timing Figure reconfigured. Partial data now provided in addi-

tional Figures 9-5a and 9-5b.

Table 6-1 Clock counts updated and formats corrected.

#### The sections significantly revised since version -005 are:

Table of Contents Simplified.

Chapter 1 Pin Assignment.

2.3.6 Control Register 0.

Table 2-4 Segment override prefixes possible.

Figure 4-6 Note added.
Figure 4-7 Note added.

5.2.3 Data bus state at end of cycle.

5.2.8.4 Coprocessor error.

5.5.3 Bus activity during and following reset.

Figure 5-28 ERROR#.

Chapter 6 Moved forward in datasheet.
Chapter 7 Moved forward in datasheet.
Chapter 8 Upgraded to chapter.

Table 9-3 25 MHz I<sub>CC</sub> Typ. value corrected.

Table 9-3 33 MHz D.C. Specifications added.

Table 9-4 33 MHz A.C. Specifications added.

Figure 9-5 t8a and t10a added.

Figure 9-5c Added.

9.5.6 Added derating for  $C_L = 75 \text{ pF}$ . 9.5.7 Added derating for  $C_L = 50 \text{ pF}$ .

Figure 9.6 t8a and t10a added.

#### The sections significantly revised since version -006 are:

2.3.4 Alignment of maximum sized segments.

2.9.8 Double page faults do not raise double fault exception.

5.5.3 ERROR# and BUSY# sampling after RESET.

Figure 5-21 BS16# timing altered.
Figure 5-26 READY# timing altered.
Figure 5-28 ERROR# timing corrected.

6.2.3.1 Corrected Encoding of Register Field Chart.
Chapter 7 Updated ICE-Intel386 DX information.

9.5.2 Remove preliminary stamp on 25 MHz A.C. Specifications.9.5.2 Remove preliminary stamp on 33 MHz A.C. Specifications.

1

The sections significantly revised since version -007 are:

Table of Contents Page numbers revised.
Figure 5-15 BS16# timing altered.

Figure 5-22 Previous cycle, T2 changed to Idle cycle, Ti.

6.1 Note about wait states added.

Table 6-1 Opcodes for AND, OR, and XOR instructions corrected.

Table 6-1 Bits 3, 4, and 5 of the "mod r/m" byte corrected for the LTR instruction.

Table 8-2 Reference to Figure 6-4 should be reference Figure 8-2.

Table 8-2 Note #4 added.

#### The sections significantly revised since version -008 are:

Table 9-3 20, 25, 33 MHz I<sub>CC</sub> specifications updated.

## intel

# Intel386TM DX MICROPROCESSOR 32-BIT CHMOS MICROPROCESSOR WITH INTEGRATED MEMORY MANAGEMENT (PQFP SUPPLEMENT)

- Flexible 32-Bit Microprocessor
  - 8, 16, 32-Bit Data Types
    8 General Purpose 32-Bit Registers
- Very Large Address Space
  - 4 Gigabyte Physical64 Terabyte Virtual
  - 4 Gigabyte Maximum Segment Size
- Integrated Memory Management Unit
  - Virtual Memory Support
     Optional On-Chip Paging
  - —4 Levels of Protection
  - Fully Compatible with 80286
- Object Code Compatible with All 8086 Family Microprocessors
- Virtual 8086 Mode Allows Running of 8086 Software in a Protected and Paged System
- Hardware Debugging Support


- Optimized for System Performance
  - Pipelined Instruction Execution
  - On-Chip Address Translation Caches
  - -20, 25 and 33 MHz Clock
  - 40, 50 and 66 Megabytes/Sec Bus Bandwidth
- Numerics Support via Intel387™ DX Math Coprocessor
- Complete System Development Support
  - Software: C, PL/M, Assembler
     System Generation Tools
  - Debuggers: PSCOPE, ICETM-386
- High Speed CHMOS IV Technology
- 132 Pin PQFP Package

(See Packaging Specification, Order #231369)

The Intel386 DX Microprocessor is an entry-level 32-bit microprocessor designed for single-user applications and operating systems such as MS-DOS and Windows. The 32-bit registers and data paths support 32-bit addresses and data types. The processor addresses up to four gigabytes of physical memory and 64 terabytes (2\*\*46) of virtual memory. The integrated memory management and protection architecture includes address translation registers, multitasking hardware and a protection mechanism to support operating systems. Instruction pipelining, on-chip address translation, ensure short average instruction execution times and maximum system throughput.

The Intel386 DX CPU offers new testability and debugging features. Testability features include a self-test and direct access to the page translation cache. Four new breakpoint registers provide breakpoint traps on code execution or data accesses, for powerful debugging of even ROM-based systems.

Object-code compatibility with all 8086 family members (8086, 8088, 80186, 80188, 80286) means the Intel386 DX offers immediate access to the world's largest microprocessor software base.



Intel386™ DX Pipelined 32-Bit Microarchitecture

241267-1

Intel386™ DX and Intel387™ DX are Trademarks of Intel Corporation. MS-DOS and Windows are Trademarks of MICROSOFT Corporation.



## Intel386™ DX Microprocessor High-Performance 32-Bit CHMOS Microprocessor with Integrated Memory Management (PQFP Supplement)

CONTENTS	CONTENTS
1.0 PIN ASSIGNMENT       1-141         1.1 Pin Description Table       1-143         1.2 Float Pin Description       1-145	3.0 D.C./A.C. SPECIFICATIONS       1-150         3.1 D.C. Specifications       1-150         3.2 A.C. Specifications       1-151
2.0 MECHANICAL DATA 1-146 2.1 Package Physical Dimensions 1-146 2.2 Package Thermal Specifications 1-149	3.2.1 A.C. Spec Definitions 1-151 3.2.2 A.C. Specification Tables 1-152 3.2.3 A.C. Test Loads 1-158 3.2.4 A.C. Timing Waveforms 1-158 3.2.5 Typical Output Valid Delays
— Debuggers: PSCOPE, ICET#-386  Is High Speed CHMOS IV Technology  132 Pin POFP Package (See Package Specification, Order #2813(9))  I microprocessor designed for single-user applications	3.2.6 Typical Output Valid Delays

with the Intel386TM DX Microprocessor data sheet (order number 231630-011, October 1993).

This document should be used in conjunction The circuit board should include V<sub>CC</sub> and GND planes for power distribution and all V<sub>CC</sub> and V<sub>SS</sub> pins must be connected to the appropriate plane.

#### 1.0 PIN ASSIGNMENT

The Intel386 DX pinout as viewed from the top side of the component is shown by Figure 1-1.

V<sub>CC</sub> and GND connections must be made to multiple V<sub>CC</sub> and V<sub>SS</sub> (GND) pins. Each V<sub>CC</sub> and V<sub>SS</sub> must be connected to the appropriate voltage level.

#### NOTE:

Pins identified as "N.C." should remain completely unconnected.




Figure 1-1. Intel386™ DX PQFP Pinout—View from Top Side

Add	ress	Da	ta	Contro	Ledoso	N/C	VSS	"Vcc
A2	67	D0	20	ADS#	27	36	1	2
A3	68	D1	19	BE0#	31	37	10	16
A4	69	D2	18	BE1#	32	39	11	22
A5	70	D3	17	BE2#	33	59	21	34
A6	71	D4	15	BE3#	38	60	23	49
A7	72	D5	14	BS16#	29	61	25	56
A8	74	D6	13	BUSY#	46	62	35	58
A9	75	D7	12	CLK2	24	63	44 6	73
A10	76	D8	9	D/C#	41	he appropr	48	85
A11	77	D9	7	ERROR#	47		51	99
A12	78	D10	6	FLT#	- 54		55	106
A13	79	D11	5	HLDA	8	X 0 0 0 X	57	110
A14	81	D12	100/410	HOLD	28	anadan	64	117
A15	82	D13	3	INTR	53		65	123
A16	84	D14	131	LOCK#	42	RHITHIT	66	127
A17	86	D15	130	M/IO#	40	22222	80	
A18	87	D16	129	NA#	30		83	· yeV
A19	88	D17	128	NMI	52	N. San Q	90	30
A20	89	D18	126	PEREQ	50	N. A. S. A.	91	210
A21	93	D19	125	READY#	26		92	110
A22	94	D20	124	RESET	45		105	0 (0
A23	95	D21	121	W/R#	43		111	AGJIR
A24	96	D22	120				114	83
A25	97	D23	119				122	122 V
A26	98	D24	118				132	
A27	100	D25	116					30 -
A28	101	D26	115					0.5 ×
A29	102	D27	2 113	TOTAL NO. 14T	assiein			33/81
A30	103	D28	112	Wable and				60
A31	104	D29	109	N apis dol	mile " to a			02.1
		D30	108				20	.00
		D31	107					812



#### 1.1 Pin Description Table

The following table lists a brief description of each pin on the Intel386 DX. The following definitions are used in these descriptions:

- # The named signal is active LOW.
- I Input signal.
- O Output signal.
- I/O Input and Output signal.
- No electrical connection.

Symbol	Туре	Name and Function				
CLK2	H aft	CLK2 provides the fundamental timing for the Intel386 DX.				
D <sub>31</sub> -D <sub>0</sub>	1/0	DATA BUS inputs data during memory, I/O and interrupt acknowledge read cycles and outputs data during memory and I/O write cycles.				
A <sub>31</sub> -A <sub>2</sub>	0	ADDRESS BUS outputs physical memory or port I/O addresses.				
BE0#-BE3#	0	BYTE ENABLES indicate which data bytes of the data bus take part in a bus cycle.				
W/R#	0	WRITE/READ is a bus cycle definition pin that distinguishes write cycles from read cycles.				
D/C#	0	<b>DATA/CONTROL</b> is a bus cycle definition pin that distinguishes data ceither memory or I/O, from control cycles which are: interrupt acknowled halt, and instruction fetching.				
M/10#	0	<b>MEMORY I/O</b> is a bus cycle definition pin that distinguishes memory of from input/output cycles.				
LOCK#	0	<b>BUS LOCK</b> is a bus cycle definition pin that indicates that other system bus masters are denied access to the system bus while it is active.				
ADS#	0	<b>ADDRESS STATUS</b> indicates that a valid bus cycle definition and address (W/R#, D/C#, M/IO#, BE0#, BE1#, BE2#, BE3# and $A_{31}$ - $A_{2}$ ) are being driven at the Intel386 DX pins.				
NA#	1	NEXT ADDRESS is used to request address pipelining.				
READY#	1	BUS READY terminates the bus cycle.				
BS16#	- 1	BUS SIZE 16 input allows direct connection of 32-bit and 16-bit data buses.				
HOLD	- 1	<b>BUS HOLD REQUEST</b> input allows another bus master to request control of the local bus.				



#### 1.1 Pin Description Table (Continued)

Symbol	Туре	Name and Function					
HLDA	0	BUS HOLD ACKNOWLEDGE output indicates that the Intel386 DX has surrendered control of its local bus to another bus master.					
BUSY#	- 1	BUSY signals a busy condition from a processor extension.					
ERROR#	1	RROR signals an error condition from a processor extension.					
PEREQ	1	ROCESSOR EXTENSION REQUEST indicates that the processor extension has ata to be transferred by the Intel386 DX.					
FLT#	1	<b>FLOAT</b> is an input which forces all bidirectional and output signals, including HLDA, to the tri-state condition. This allows the electrically isolated 386 DX PQFP to use On-Circuit Emulation (ONCE) directly on the motherboard. The FLT# pin has an internal pull-up resistor; if the FLT# pin is not used, it should not be connected.					
INTR	T ,86	<b>INTERRUPT REQUEST</b> is a maskable input that signals the Intel386 DX to suspend execution of the current program and execute an interrupt acknowledge function.					
NMI and is not the	esatia. Is take p	NON-MASKABLE INTERRUPT REQUEST is a non-maskable input that signals the Intel386 DX to suspend execution of the current program and execute an interrupt acknowledge function.					
RESET	eine se	<b>RESET</b> suspends any operation in progress and places the Intel386 DX in a known reset state. See <b>Interrupt Signals</b> for additional information.					
N/C etal	ao <u>ri</u> sius as Jaume	<b>NO CONNECT</b> should always remain unconnected. Connection of a N/C pin may cause the processor to malfunction or be incompatible with future steppings of the Intel386 DX.					
Vcc	iom pada	SYSTEM POWER provides the +5V nominal D.C. supply input.					
V <sub>SS</sub>	et other	SYSTEM GROUND provides 0V connection from which all inputs and outputs are measured.					



#### 1.2 Float Pin Description

Activating the FLT# input floats all Intel386 DX bidirectional and output signals, including HLDA. Asserting FLT# isolates the Intel386 DX microprocessor from the surrounding circuitry.

Packaged in a surface mount PQFP, it cannot be removed from the motherboard when In-Circuit Emulation (ICE) is needed. The FLT# input allows the Intel386 CPU to be electrically isolated from the surrounding circuitry. This allows connection of an emulator to the processor without removing it from the PCB. This method of emulation is referred to as ON-Circuit Emulation (ONCE).

#### **ENTERING AND EXITING FLOAT**

FLT# is an asynchronous, active-low input. It is recognized on the rising edge of CLK2. When recog-

nized, it aborts the current bus cycle and floats the outputs of the processor (Figure 1-2). FLT# must be held low for a minimum of 16 CLK2 cycles. Reset should be asserted and held asserted until after FLT# is deasserted. This will ensure that the Intel386 DX CPU will exit float in a valid state.

Asserting the FLT# input unconditionally aborts the current bus cycle and forces the processor into the FLOAT mode, and is therefore not guaranteed to enter FLOAT in a valid state. After deactivating FLT#, the processor is not guaranteed to exit FLOAT mode in a valid state. This is not a problem as the FLT# pin is meant to be used only during ONCE. After exiting FLOAT, the processor must be reset to return it to a valid state. Reset should be asserted before FLT# is deasserted. This will ensure that the processor will exit float in a valid state.

FLT# has an internal pull-up resistor, and if it is not used it should be unconnected.




Figure 1-2. Entering and Exiting, FLT#



#### 2.0 MECHANICAL DATA

#### 2.1 Package Dimensions

The Intel386 DX is available in a 132 lead plastic quad flat pack (PQFP) package. Table 2.1 and Figures 2.1-2.5 show the physical dimensions of this package.

Table 2.1. Intel Case Outline Dimensions for 132 Lead Plastic Quad Flat Pack 0.025 Inch Pitch

Symbol	Description	In	ich	mm mm		
or beams	ip ton si reassone ent .	Min uma	Max Max	Min	Max	
A	Package Height	0.160	0.170	4.06	4.32	
A1	Standoff	0.020	0.030	0.51	0.76	
D, E	Terminal Dimension	1.075	1.085	27.31	27.56	
D1, E1	Package Body	0.947	, 0.953	24.05	24.21	
D2, E2	Bumper Distance	1.097	1.103	27.86	28.02	
D3, E3	Lead Dimension	0.80	0 REF	20.32	REF	
L1	Foot Length	0.020	0.030	0.51	0.76	
Issue		IWS Prelim	inary 1/15/87		A / 50	

#### **Symbol List**

Letter or Symbol	Description of Dimensions			
A	Package Height: Distance from Seating Plane to Highest Point of Bod			
A1	Standoff: Distance from Seating Plane to Base Plane			
D/E	Overall Package Dimension: Lead Tip to Lead Tip			
D1/E1	Plastic Body Dimension			
D2/E2	Bumper Distance			
D3/E3	Footprint			
L1	Foot Length			

#### NOTES:

- 1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
- 2. Datum plane H located at the mold parting line and coincident with the bottom of the lead where lead exits plastic body.
- 3. Datums A B and D to be determined where center leads exit plastic body at datum plane H.
- 4. Controlling Dimension, Inch.
- 5. Dimensions D1, D2, E1, and E2 are measured at the mold parting line and do not include mold protrusion. Allowable mold protrusion is 0.18 mm (0.007 in) per side.
- 6. Pin 1 identifier is located within one of the two zones indicated.






Figure 2.1. Principal Dimensions and Datums




Figure 2.2. Molded Details




Figure 2.3. Terminal Details

PRELIMINARY 1-147




Figure 2.4. Typical Lead




Figure 2.5. Detail M



#### 2.2 Package Thermal Specifications

The Intel386 DX Microprocessor is specified for operation when case temperature is within the range of 0°C-100°C. The case temperature may be measured in any environment, to determine whether the Intel386 DX Microprocessor is within specified operating range. The case temperature should be measured at the center of the top surface.

The ambient temperature is guaranteed as long as  $T_c$  is not violated. The ambient temperature can be calculated from the  $\theta_{jc}$  and  $\theta_{ja}$  from the following equations:

$$T_{j} = T_{c} + P^{*}\theta_{jc}$$

$$T_{a} = T_{j} - P^{*}\theta_{ja}$$

$$T_{c} = T_{a} + P^{*}[\theta_{ia} - \theta_{ic}]$$

Values for  $\theta_{ja}$  and  $\theta_{jc}$  are given in Table 2.2 for the 100 lead fine pitch.  $\theta_{ja}$  is given at various airflows. Table 2.3 shows the maximum  $T_a$  allowable (without exceeding  $T_c$ ) at various airflows.

Table 2.2. Thermal Resistances (°C/Watt)  $\theta_{ic}$  and  $\theta_{ia}$ 

		$ heta_{ m ja}$ versus Airflow - ft/min (m/sec)						
Package	θjc	0 (0)	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)	1000 (5.07)	
132 Lead PQFP	9.0	31.0	24.5	21.5	19.0	17.0	16.0	

Table 2.3. Maximum Ta at various airflows

The state of the s	Frequency	T <sub>A</sub> (°C) versus Airflow - ft/min (m/sec)						
Package		0 (0)	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)	1000 (5.07)	
132 Lead PQFP	20 MHz	71	79	83	87	89	90	
	25 MHz	65	75	80	84	87	89	
	33 MHz	60	72	78	82	85	87	

#### NOTE

The numbers in Table 2.3 were calculated using worst case I<sub>CC</sub> at T<sub>C</sub> = 100°C with the outputs unloaded.



#### 3.0 D.C./A.C. SPECIFICATIONS

**Table 3-1. Maximum Ratings** 

Parameter	Intel386™ DX 20, 25, 33 MHz Maximum Rating			
Storage Temperature	-65°C to +150°C			
Case Temperature Under Bias	-65°C to +110°C			
Supply Voltage with Respect to VSS	-0.5V to +6.5V			
Voltage on Other Pins	$-0.5V$ to $V_{CC} + 0.5V$			

Table 3-1 is a stress rating only, and functional operation at the maximums is not guaranteed. Functional operating conditions are given in 3.1 D.C. Specifications and 3.2 A.C. Specifications.

Extended exposure to the Maximum Ratings may affect device reliability. Furthermore, although the Intel386 DX contains protective circuitry to resist damage from static electric discharge, always take precautions to avoid high static voltages or electric fields.

#### 3.1 D.C. Specifications

Functional Operating Range: V<sub>CC</sub> = 5V ±5%; T<sub>CASE</sub> = 0°C to +100°C

Table 3-2. Intel386™ DX D.C. Characteristics

Symbol	Parameter (50.8)	Intel386™ DX 20 MHz, 25 MHz, 33 MHz		Unit	Test Conditions
	21.6 19.0 17.0	Min	Max	0	182 Lead 9
VIL	Input Low Voltage	-0.3	0.8	V	(Note 1)
VIH	Input High Voltage	2.0	V <sub>CC</sub> + 0.3	٧	
VILC	CLK2 Input Low Voltage	-0.3	0.8	V	(Note 1)
V <sub>IHC</sub>	CLK2 Input High Voltage 20 MHz 25 MHz and 33 MHz	V <sub>CC</sub> - 0.8	V <sub>CC</sub> + 0.3 V <sub>CC</sub> + 0.3	V	Pankaga En
V <sub>OL</sub> 08	Output Low Voltage  I <sub>OL</sub> = 4 mA: A2-A31, D0-D31  I <sub>OL</sub> = 5 mA: BE0#-BE3#, W/R#,  D/C#, M/IO#, LOCK#, ADS#, HLDA	17	0.45 0.45	<b>&gt;</b>	132 Lead 2 POFP 2
V <sub>OH</sub>	Output High Voltage  IOH = 1 mA: A2-A31, D0-D31 IOH = 0.9 mA: BE0#-BE3#, W/R#, D/C#, M/IO#, LOCK#, ADS#, HLDA	2.4 2.4	su betaleplac	V	NOTE: The numbers in Table 2.8
l <sub>Ll</sub>	Input Leakage Current (For All Pins except BS16#, PEREQ, BUSY#, and ERROR#)		±15	μΑ	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
Ін	Input Leakage Current (PEREQ Pin)		200	μΑ	V <sub>IH</sub> = 2.4V (Note 2)
I <sub>IL</sub>	Input Leakage Current (BS16#, BUSY#, and ERROR# Pins)		-400	μΑ	V <sub>IL</sub> = 0.45 (Note 3)
ILO	Output Leakage Current		±15	μΑ	$0.45V \le V_{OUT} \le V_{CC}$
lcc	Supply Current CLK2 = 40 MHz: with 20 MHz Intel386™ DX CLK2 = 50 MHz: with 25 MHz Intel386™ DX CLK2 = 66 MHz: with 33 MHz Intel386™ DX		260 320 390	mA mA mA	(Note 4) I <sub>CC</sub> Typ. = 200 mA I <sub>CC</sub> Typ. = 240 mA I <sub>CC</sub> Typ. = 300 mA
CIN	Input or I/O Capacitance		10	pF	F <sub>C</sub> = 1 MHz
C <sub>OUT</sub>	Output Capacitance		12	pF	F <sub>C</sub> = 1 MHz
CCLK	CLK2 Capacitance		20	pF	F <sub>C</sub> = 1 MHz

#### NOTES

- 1. The min value, -0.3, is not 100% tested.
- 2. PEREQ input has an internal pulldown resistor.
- 3. BS16#, BUSY# and ERROR# inputs each have an internal pullup resistor.
- 4. CHMOS IV Technology.

#### 3.2.1 A.C. Spec Definitions

The A.C. specifications, given in Tables 3-3, 3-4, and 3-5, consist of output delays, input setup requirements and input hold requirements. All A.C. specifications are relative to the CLK2 rising edge crossing the 2.0V level.

A.C. spec measurement is defined by Figure 3-1. Inputs must be driven to the voltage levels indicated by Figure 3-1 when A.C. specifications are measured. Intel386 DX output delays are specified with minimum and maximum limits, measured as shown.

I ne minimum Intel386 DX delay times are hold times provided to external circuitry. Intel386 DX input setup and hold times are specified as minimums, defining the smallest acceptable sampling window. Within the sampling window, a synchronous input signal must be stable for correct Intel386 DX operation.

Outputs NA#, W/R#, D/C#, M/IO#, LOCK#, BE0#-BE3#, A2-A31 and HLDA only change at the beginning of phase one. D0-D31 (write cycles) only change at the beginning of phase two. The READY#, HOLD, BUSY#, ERROR#, PEREQ and D0-D31 (read cycles) inputs are sampled at the beginning of phase one. The NA#, BS16#, INTR and NMI inputs are sampled at the beginning of phase two.




Figure 3-1. Drive Levels and Measurement Points for A.C. Specifications

Table 3-3. 33 MHz Intel386™ DX A.C. Characteristics

Symbol	oo XG 83Eleini teessee set eluita ee taum Parameter	7	MHz 6TM DX	Unit	Ref. Fig.	Notes
	Outputs NA#, W/R#, D/C#, M/IO#, BF0#-8F0# M/O#, AND NA NOW	Min	Max	nis. A	i ig.	nems and input hold red lations are relative to the
te cycles	Operating Frequency	8	33.3	MHz		Half of CLK2 Frequency
t1	CLK2 Period	15.0	62.5	ns	3-3	C. spec measurement
t2a	CLK2 High Time	6.25	ilbni alev	ns	3-3	at 2V
t2b	CLK2 High Time	4.5	peilibegs	ns	3-3	at 3.7V
t3a	CLK2 Low Time	6.25	te an be	ns	3-3	at 2V
t3b	CLK2 Low Time	4.5		ns	3-3	at 0.8V
t4	CLK2 Fall Time	1 1 1 1 1 1 1	4	ns	3-3	3.7V to 0.8V (Note 3)
t5	CLK2 Rise Time		4	ns	3-3	0.8V to 3.7V (Note 3)
t6	A2-A31 Valid Delay	4	15	ns	3-5	C <sub>L</sub> = 50 pF
t7	A2-A31 Float Delay	4	20	ns	3-6	(Note 1)
t8	BE0#-BE3#, LOCK# Valid Delay	4	15	ns	3-5	$C_L = 50 pF$
t9	BE0#-BE3#, LOCK# Float Delay	4	20	ns	3-6	(Note 1)
t10	W/R#, M/IO#, D/C#, Valid Delay	4	15	ns	3-5	C <sub>L</sub> = 50 pF
t10a	ADS# Valid Delay	4	14.5	ns	3-5	C <sub>L</sub> = 50 pF
t11	W/R#, M/IO#, D/C#, ADS# Float Delay	4	20	ns	3-6	(Note 1)
t12	D0-D31 Write Data Valid Delay	7	24	ns	3-5a	C <sub>L</sub> = 50 pF, (Note 4)
t12a	D0-D31 Write Data Hold Time	2	TURIUM M	MEKAN-	3-5b	C <sub>L</sub> = 50 pF
t13	D0-D31 Float Delay	4	17	ns	3-6	(Note 1)
t14	HLDA Valid Delay	4	20	ns	3-6	C <sub>L</sub> = 50 pF
t15	NA# Setup Time	5		ns	3-4	
t16	NA# Hold Time	2 vo	S of V8.0	ns	3-4	1. Input waveforms have to
t17	BS16# Setup Time	5	Days, years	ns	3-4	dy for 8 2.4 course 962 .S
t18	BS16# Hold Time	2	bns als	ns	3-4	2 stupFl
t19	READY# Setup Time	7		ns	3-4	
t20	READY# Hold Time	4		ns	3-4	



Functional Operating Range: V<sub>CC</sub> = 5V ±5%; T<sub>CASE</sub> = 0°C to +100°C

Table 3-3. 33 MHz Intel386™ DX A.C. Characteristics (Continued)

Symbol	Parameter # 288 learn		33 MHz Intel386™ DX		Unit	Ref. Fig.	Notes
	Max		Min	Max		rig.	
t21	D0-D31 Read Setup Time	4	5	- Jone	ns	3-4	
t22	D0-D31 Read Hold Time	08	3		ns	3-4	
t23	HOLD Setup Time	2	11		ns	3-4	28.
t24	HOLD Hold Time		2		ns	3-4	) dis
t25	RESET Setup Time	15	5		ns	3-7	38
t26	RESET Hold Time	ā	2		ns	3-7	1 50
t27	NMI, INTR Setup Time		5		ns	3-4	(Note 2)
t28	NMI, INTR Hold Time		5		ns	3-4	(Note 2)
t29	PEREQ, ERROR#, FLT#, BUSY	# Setup Time	5	lay	ns	3-4	(Note 2)
t30	PEREQ, ERROR#, FLT#, BUSY	# Hold Time	4	vale	ns	3-4	(Note 2)

#### NOTES:

<sup>1.</sup> Float condition occurs when maximum output current becomes less than  $I_{LO}$  in magnitude. Float delay is not 100% tested.

<sup>2.</sup> These inputs are allowed to be asynchronous to CLK2. The setup and hold specifications are given for testing purposes, to assure recognition within a specific CLK2 period.

<sup>3.</sup> Rise and fall times are not tested.

<sup>4.</sup> Min. time not 100% tested.



Functional Operating Range: V<sub>CC</sub> = 5V ±5%; T<sub>CASE</sub> = 0°C to +100°C

Table 3-4, 25 MHz Intel386™ DX A.C. Characteristics

Symbol	Parameter Settle		25 MHz Intel386™ DX		Ref. Fig.	Notes	
	Min Max	Min	Max		rig.		
	Operating Frequency	4	25	MHz	telà las	Half of CLK2 Frequency	
t1	CLK2 Period	20	125	ns	3-3	122 DO-031 No	
t2a	CLK2 High Time	7		ns	3-3	at 2V	
t2b	CLK2 High Time	4		ns	3-3	at 3.7V	
t3a	CLK2 Low Time	7		ns	3-3	at 2V	
t3b	CLK2 Low Time	5		ns	3-3	at 0.8V	
t45 eloVi)	CLK2 Fall Time		7	ns	3-3	3.7V to 0.8V	
t5	CLK2 Rise Time		7	ns	3-3	0.8V to 3.7V	
t6	A2-A31 Valid Delay	4	21	ns	3-5	C <sub>L</sub> = 50 pF	
t73 e/o/4	A2-A31 Float Delay	4	30	ns	3-6	(Note 1)	
t8	BE0#-BE3# Valid Delay	4	24	ns	3-5	C <sub>L</sub> = 50 pF	
t8a	LOCK# Valid Delay	4	21	ns	3-5	$C_L = 50  pF$	
t9	BE0#-BE3#, LOCK# Float Delay	4	30	ns	3-6	(Note 1)	
t10	W/R#, M/IO#, D/C#, ADS# Valid Dela	ay 4	21	ns	3-5	$C_L = 50 \text{ pF}$	
t11	W/R#, M/IO#, D/C#, ADS# Float Dela	ay 4	30	ns	3-6	(Note 1)	
t12	D0-D31 Write Data Valid Delay	7	27	ns	3-5a	$C_L = 50 \text{ pF}$	
t12a	D0-D31 Write Data Hold Time	2			3-5b	C <sub>L</sub> = 50 pF	
t13	D0-D31 Float Delay	4	22	ns	3-6	(Note 1)	
t14	HLDA Valid Delay	4	22	ns	3-6	C <sub>L</sub> = 50 pF	
t15	NA# Setup Time	7		ns	3-4		
t16	NA# Hold Time	3		ns	3-4		
t17	BS16# Setup Time	7		ns	3-4		
t18	BS16# Hold Time	3		ns	3-4		
t19	READY# Setup Time	9		ns	3-4		
t20	READY# Hold Time	4		ns	3-4		





Functional Operating Range: V<sub>CC</sub> = 5V ±5%; T<sub>CASE</sub> = 0°C to +100°C

Table 3-4. 25 MHz Intel386™ DX A.C. Characteristics (Continued)

Symbol	Parameter Parameter	25 MHz Intel386™ DX		Unit	Ref. Fig.	Notes
	tell lies	Min	Max		i ig.	
t21	D0-D31 Read Setup Time	7	Youani	ns	3-4	
t22	D0-D31 Read Hold Time	5		ns	3-4	
t23	HOLD Setup Time	15		ns	3-4	
t24	HOLD Hold Time	3		ns	3-4	
t25	RESET Setup Time	10		ns	3-7	1
t26	RESET Hold Time	3		ns	3-7	A Name
t27	NMI, INTR Setup Time	6		ns	3-4	(Note 2)
t28	NMI, INTR Hold Time	6	91	ns	3-4	(Note 2)
t29	PEREQ, ERROR#, FLT#, BUSY# Setup Time	6	ValeO	ns	3-4	(Note 2)
t30	PEREQ, ERROR#, FLT#, BUSY# Hold Time	5	volati	ns	3-4	(Notes 2, 3)

#### NOTES:

1. Float condition occurs when maximum output current becomes less than  $I_{LO}$  in magnitude. Float delay is not 100% tested.

2. These inputs are allowed to be asynchronous to CLK2. The setup and hold specifications are given for testing purposes, to assure recognition within a specific CLK2 period.

 Symbol
 Parameter
 Min

 TC = 0°C
 t30
 PEREQ, ERROR#, FLT#, BUSY# Hold Time
 4

 TC = +100°C
 t30
 PEREQ, ERROR#, FLT#, BUSY# Hold Time
 5

Table 3-5. 20 MHz Intel386™ DX A.C. Characteristics

Symbol	Parameter	20 MHz Intel386™ DX		Unit	Ref. Fig.	Notes
	-Ql-1	Min	Max	1	rig.	Half of CLK2 Frequency  at 2V at (V <sub>CC</sub> - 0.8V) at 2V at 0.8V (V <sub>CC</sub> - 0.8V) to 0.8V 0.8V to (V <sub>CC</sub> - 0.8V) C <sub>L</sub> = 120 pF (Note 1) C <sub>L</sub> = 75 pF (Note 1) C <sub>L</sub> = 75 pF (Note 1) C <sub>L</sub> = 75 pF
	Operating Frequency	4	20	MHz	T gula8 b	Service Color and Color an
t <sub>1</sub>	CLK2 Period	25	125	ns	3-3	
t <sub>2a</sub>	CLK2 High Time	8		ns	3-3	at 2V
t <sub>2b</sub>	CLK2 High Time	5		ns	3-3	at (V <sub>CC</sub> - 0.8V)
t <sub>3a</sub>	CLK2 Low Time	8		ns	3-3	at 2V
t <sub>3b</sub>	CLK2 Low Time	6		ns	3-3	at 0.8V
t <sub>4</sub> (S. BJGW)	CLK2 Fall Time	0	8	ns	3-3	(V <sub>CC</sub> - 0.8V) to 0.8V
t <sub>5</sub> 9 9 0 1	CLK2 Rise Time	8	8	ns	3-3	0.8V to (V <sub>CC</sub> - 0.8V)
t <sub>6</sub>	A2-A31 Valid Delay	4	30	ns	3-5	
t <sub>7</sub>	A2-A31 Float Delay	4	32	ns	3-6	(Note 1)
t <sub>8</sub>	BE0#-BE3#, LOCK# Valid Delay	4	30	ns	3-5	$C_L = 75  pF$
t <sub>9</sub>	BE0#-BE3#, LOCK# Float Delay	.4 lort bas quite	32	ns	3-6	(Note 1)
t <sub>10</sub>	W/R#, M/IO#, D/C#, ADS# Valid Delay	6 mil blok *	28	ns	3-5	$C_L = 75  pF$
t <sub>11</sub>	W/R#, M/IO#, D/C#, ADS# Float Delay	6	30	ns	3-6	(Note 1)
t <sub>12</sub>	D0-D31 Write Data Valid Delay	4	38	ns	3-5c	C <sub>L</sub> = 120 pF
t <sub>13</sub>	D0-D31 Float Delay	4	27	ns	3-6	(Note 1)
t <sub>14</sub>	HLDA Valid Delay	6	28	ns	3-6	$C_L = 75  pF$
t <sub>15</sub>	NA# Setup Time	9		ns	3-4	
t <sub>16</sub>	NA# Hold Time	14		ns	3-4	
t <sub>17</sub>	BS16# Setup Time	13		ns	3-4	
t <sub>18</sub>	BS16# Hold Time	21		ns	3-4	
t <sub>19</sub>	READY# Setup Time	12		ns	3-4	
t <sub>20</sub>	READY# Hold Time	4		ns	3-4	
t <sub>21</sub>	D0-D31 Read Setup Time	11		ns	3-4	
t <sub>22</sub>	D0-D31 Read Hold Time	6		ns	3-4	
t <sub>23</sub>	HOLD Setup Time	17	O CALPAI	ns	3-4	
t <sub>24</sub>	HOLD Hold Time	5		ns	3-4	
t <sub>25</sub>	RESET Setup Time	12		ns	3-7	





Functional Operating Range:  $V_{CC} = 5V \pm 5\%$ ;  $T_{CASE} = 0^{\circ}C$  to  $\pm 100^{\circ}C$ 

#### Table 3-5. 20 MHz Intel386™ DX A.C. Characteristics (Continued)

		DAY II.O. On III.O. O.						
Symbol	Parameter	20 MHz Intel386™ DX		Unit	Ref. Fig.	Notes		
	KENNER VIST IS	Min	Max		i ig.			
t <sub>26</sub>	RESET Hold Time	4	EVOA ADS	ns	3-7	E dia 76 at P		
t <sub>27</sub>	NMI, INTR Setup Time	16		ns	3-4	(Note 2)		
t <sub>28</sub>	NMI, INTR Hold Time	16	Transia.	ns	3-4	(Note 2)		
t <sub>29</sub>	PEREQ, ERROR#, FLT#, BUSY# Setup Time	14		ns	3-4	(Note 2)		
t <sub>30</sub>	PEREQ, ERROR#, FLT#, BUSY# Hold Time	5	2.6	ns	3-4	(Note 2)		


#### NOTES:

<sup>1.</sup> Float condition occurs when maximum output current becomes less than I<sub>LO</sub> in magnitude. Float delay is not 100% tested.

<sup>2.</sup> These inputs are allowed to be asynchronous to CLK2. The setup and hold specifications are given for testing purposes, to assure recognition within a specific CLK2 period.



#### 3.2.3 A.C. TEST LOADS



#### 3.2.4 A.C. TIMING WAVEFORMS




Figure 3-2. A.C. Test Load

Figure 3-3. CLK2 Timing




Figure 3-4. Input Setup and Hold Timing






Figure 3-5. Output Valid Delay Timing

W/R#

D0-D31





Figure 3-5b. Write Data Hold Timing (25 MHz, 33 MHz)

VALID n 1

min.

241267-13








Figure 3-5c. Write Data Valid Delay Timing (20 MHz)

#### AT MAXIMUM OPERATING TEMPERATURE (C<sub>L</sub> = 120 pF)




## 3.2.6 TYPICAL OUTPUT VALID DELAY VERSUS LOAD CAPACITANCE AT MAXIMUM OPERATING TEMPERATURE ( $C_L = 75 \text{ pF}$ )






## 3.2.7 TYPICAL OUTPUT VALID DELAY VERSUS LOAD CAPACITANCE AT MAXIMUM OPERATING TEMPERATURE (C<sub>L</sub> = 50 pF)



### 3.2.8 TYPICAL OUTPUT RISE TIME VERSUS LOAD CAPACITANCE AT MAXIMUM OPERATING TEMPERATURE








Figure 3-6. Output Float Delay and HLDA Valid Delay Timing




Figure 3-7. RESET Setup and Hold Timing, and Internal Phase





## Intel387TM DX MATH COPROCESSOR

- High Performance 80-Bit Internal Architecture
- Implements ANSI/IEEE Standard 754-1985 for Binary Floating-Point Arithmetic
- Expands Intel386™ DX CPU Data Types to Include 32-, 64-, 80-Bit Floating Point, 32-, 64-Bit Integers and 18-Digit BCD Operands
- Directly Extends Intel386™ DX CPU
  Instruction Set to Include
  Trigonometric, Logarithmic,
  Exponential and Arithmetic Instructions
  for All Data Types

- Upward Object-Code Compatible from 8087 and 80287
- Full-Range Transcendental Operations for SINE, COSINE, TANGENT, ARCTANGENT and LOGARITHM
- **■** Built-In Exception Handling
- Operates Independently of Real, Protected and Virtual-8086 Modes of the Intel386™ DX Microprocessor
- Eight 80-Bit Numeric Registers, Usable as Individually Addressable General Registers or as a Register Stack
- Available in 68-Pin PGA Package
- One Version Supports 16 MHz-33 MHz Speeds

(See Packaging Spec: Order #231369)

The Intel387<sup>TM</sup> DX Math CoProcessor (MCP) is an extension of the Intel386<sup>TM</sup> microprocessor architecture. The combination of the Intel387 DX MCP with the Intel386<sup>TM</sup> DX Microprocessor dramatically increases the processing speed of computer application software which utilize mathematical operations. This makes an ideal computer workstation platform for applications such as financial modeling and spreadsheets, CAD/CAM, or graphics.

The Intel387 DX Math CoProcessor adds over seventy mnemonics to the Intel386 DX Microprocessor instruction set. Specific Intel387 DX MCP math operations include logarithmic, arithmetic, exponential, and trigonometric functions. The Intel387 DX MCP supports integer, extended integer, floating point and BCD data formats, and fully conforms to the ANSI/IEEE floating point standard.

The Intel387 DX Math CoProcessor is object code compatible with the Intel387 SX MCP, and upward object code compatible from the 80287 and 8087 math coprocessors. Object code for Intel386 DX/Intel387 DX is also compatible with the Intel486™ microprocessor. The Intel387 DX MCP is manufactured on 1 micron, CHMOS IV technology and packaged in a 68-pin PGA package.




Figure 0.1. Intel387™ DX Math CoProcessor Block Diagram

March 1992 Order Number: 240448-005



## Intel387TM DX Math CoProcessor

CONTENTS 00 9500-109100 brashed is	PAGE
1.0 FUNCTIONAL DESCRIPTION	1-167
2.0 PROGRAMMING INTERFACE	1-168
2.1 Data Types	1-168
2.2 Numeric Operands	1-168
2.3 Register Set	1-170
2,3.1 Data Registers	
2.3.2 Tag Word	
2.3.3 Status Word	
2.3.4 Instruction and Data Pointers	
2.3.5 Control Word	1-176
2.4 Interrupt Description	
2.5 Exception Handling	1-177
2.6 Initialization	
2.7 8087 and 80287 Compatibility	1-178
2.7.1 General Differences	
2.7.2 Exceptions	1-179
3.0 HARDWARE INTERFACE	1-179
3.1 Signal Description	
3.1.1 Intel386™ DX CPU Clock 2 (CPUCLK2)	
3.1.2 Intel387™ DX MCP Clock 2 (NUMCLK2)	1-182
3.1.3 Intel387™ DX MCP Clocking Mode (CKM)	
3.1.4 System Reset (RESETIN)	
3.1.5 Processor Extension Request (PEREQ)	
3.1.6 Busy Status (BUSY#)	
3.1.7 Error Status (ERROR#)	
3.1.8 Data Pins (D31–D0)	
3.1.9 Write/Read Bus Cycle (W/R#)	
3.1.10 Address Strobe (ADS#)	
3.1.11 Bus Ready Input (READY#)	
3.1.12 Ready Output (READYO#)	
3.1.13 Status Enable (STEN)	
3.1.14 MCP Select #1 (NPS1#)	
3.1.15 MCP Select #2 (NPS2)	
3.1.10 COMMINATIO (CIVIDU#1	

CONTEN	ITS	AGE
3.2 Proce	essor Architecture	1-184
3.2.1	Bus Control Logic	1-185
3.2.21	Data Interface and Control Unit	1-185
3.2.3	Floating Point Unit	1-185
3.3 Syste	em Configuration	1-185
	Bus Cycle Tracking	
	MCP Addressing	
	Function Select	
3.3.4	CPU/MCP Synchronization	1-186
3.3.5	Synchronous or Asynchronous Modes	1-187
3.3.6	Automatic Bus Cycle Termination  Operation	1-187
3.4 Bus (	Operation	1-187
3.4.1	Nonpipelined Bus Cycles	1-188
3.4	4.1.1 Write Cycle	1-188
3.4	1.1.2 Read Cycle	1-188
3.4.2	Pipelined Bus Cycles	1-189
3.4.3	Bus Cycles of Mixed Type	1-190
	BUSY# and PEREQ Timing Relationship	
4.0 FLECTE	RICAL DATA Stramplers	1-192
	olute Maximum Ratings	
4.2 DC C	Characteristics	1-192
	Characteristics	
	7TM DX MCP EXTENSIONS TO THE Intel386TM DX CPU INSTRUCTION	
SET	7 IM DX MCP EXTENSIONS TO THE INTERSOOT DA CPO INSTRUCTION	1-198
ADDENDIV	A—COMPATIBILITY BETWEEN THE 80287 MCP AND THE 8087	1 202
FIGURES		
	Intel387TM DX Math Coprocessor Block Diagram	
	Intel386 <sup>™</sup> DX Microprocessor and Intel387 <sup>™</sup> DX Math Coprocessor Register Set	
		1-107
Figure 2.1 1	Intel387™ DX MCP Tag Word	1-170
	Protected Mode Intel387™ DX MCP Instruction and Data Pointer Image in	
igure 2.5 i	Memory, 32-Bit Format	1-174
Figure 2.4 F	Real Mode Intel387™ DX MCP Instruction and Data Pointer Image in Memory, 32 Bit Format	
Figure 2.5 F	Protected Mode Intel387TM DX MCP Instruction and Data Pointer Image in Memory, 16-Bit Format	
	Real Mode Intel387™ DX MCP Instruction and Data Pointer Image in Memory, 16 Bit Format	
Figure 2.7 I	Intel387TM DX MCP Control Word	1-176
	Intel387TM DX MCP Pin Configuration	

FIGURES (	(Continued)	
Figure 3.2	Asynchronous Operation	1-182
Figure 3.3	Intel386 <sup>TM</sup> DX Microprocessor and Intel387 <sup>TM</sup> DX MCP Coprocessor System Configuration	1-185
Figure 3.4	Bus State Diagram	1-187
Figure 3.5	Nonpipelined Read and Write Cycles	1-189
Figure 3.6	Fastest Transitions to and from Pipelined Cycles	1-190
Figure 3.7	Pipelined Cycles with Wait States	
Figure 3.8	STEN, BUSY# and PEREQ Timing Relationship	1-191
Figure 4.0a	Typical Output Valid Delay vs Load Capacitance at Max Operating Temperature	1-194
Figure 4.0b	Typical Output Rise Time vs Load Capacitance at Max Operating Temperature	1-194
Figure 4.1	CPUCLK2/NUMCLK2 Waveform and Measurement Points for Input/Output A.C. Specifications	1-195
Figure 4.2	Output Signals	1-195
Figure 4.3	Input and I/O Signals	
Figure 4.4	RESET Signal	1-196
Figure 4.5	Float from STEN	1-196
Figure 4.6	Other Parameters	1-197
TABLES		
Table 2.1	Intel387™ DX MCP Data Type Representation in Memory	1-169
Table 2.2	Condition Code Interpretation	
Table 2.3	Condition Code Interpretation after FPREM and FPREM1 Instructions	1-173
Table 2.4	Condition Code Resulting from Comparison	
Table 2.5	Condition Code Defining Operand Class	1-173
Table 2.6	Intel386™ DX Microprocessor Interrupt Vectors Reserved for MCP	
Table 2.7	Exceptions	1-178
Table 3.1	Intel387TM DX MCP Pin Summary Intel387TM DX MCP Pin Cross-Reference	1-180
Table 3.2	Intel387TM DX MCP Pin Cross-Reference	1-180
Table 3.3	Output Pin Status after Reset  Bus Cycles Definition	1-183
Table 3.4	Bus Cycles Definition	1-186
Table 4.1	DC Specifications	1-192
Table 4.2a	Combinations of Bus Interface and Execution Speeds	1-193
Table 4.2b	Timing Requirements of the Execution Unit	1-193
Table 4.2c	Timing Requirements of the Bus Interface Unit	
Table 4.3	Other Parameters	1-197






Figure 1.1. Intel386™ DX Microprocessor and Intel387™ DX Math Coprocessor Register Set

#### 1.0 FUNCTIONAL DESCRIPTION

The Intel387™ DX Math Coprocessor provides arithmetic instructions for a variety of numeric data types in Intel386™ DX Microprocessor systems. It also executes numerous built-in transcendental functions (e.g. tangent, sine, cosine, and log functions). The Intel387 DX MCP effectively extends the register and instruction set of a Intel386 DX Microprocessor system for existing data types and adds several new data types as well. Figure 1.1 shows the model of registers visible to programs. Essentially, the Intel387 DX MCP can be treated as an additional resource or an extension to the Intel386 DX Microprocessor. The Intel386 DX Microprocessor together with a Intel387 DX MCP can be used as a single unified system.

The Intel387 DX MCP works the same whether the Intel386 DX Microprocessor is executing in real-address mode, protected mode, or virtual-8086 mode. All memory access is handled by the Intel386 DX Microprocessor; the Intel387 DX MCP merely operates on instructions and values passed to it by the Intel386 DX Microprocessor. Therefore, the Intel387 DX MCP is not sensitive to the processing mode of the Intel386 DX Microprocessor.

In real-address mode and virtual-8086 mode, the Intel386 DX Microprocessor and Intel387 DX MCP are completely upward compatible with software for 8086/8087, 80286/80287 real-address mode, and Intel386 DX Microprocessor and 80287 Coprocessor real-address mode systems.

In protected mode, the Intel386 DX Microprocessor and Intel387 DX MCP are completely upward compatible with software for 80286/80287 protected mode, and Intel386 DX Microprocessor and 80287 Coprocessor protected mode systems.

The only differences of operation that may appear when 8086/8087 programs are ported to a protected-mode Intel386 DX Microprocessor and Intel387 DX MCP system (not using virtual-8086 mode), is in the format of operands for the administrative instructions FLDENV, FSTENV, FRSTOR and FSAVE. These instructions are normally used only by exception handlers and operating systems, not by applications programs.

The Intel387 DX MCP contains three functional units that can operate in parallel to increase system performance. The Intel386 DX Microprocessor can be transferring commands and data to the MCP bus control logic for the next instruction while the MCP floating-point unit is performing the current numeric instruction.



#### 2.0 PROGRAMMING INTERFACE

The MCP adds to the Intel386 DX Microprocessor system additional data types, registers, instructions, and interrupts specifically designed to facilitate high-speed numerics processing. To use the MCP requires no special programming tools, because all new instructions and data types are directly supported by the Intel386 DX CPU assembler and compilers for high-level languages. All 8086/8088 development tools that support the 8087 can also be used to develop software for the Intel386 DX Microprocessor and Intel387 DX Math Coprocessor in real-address mode or virtual-8086 mode. All 80286 development tools that support the 80287 can also be used to develop software for the Intel386 DX Microprocessor and Intel387 DX Math Coprocessor.

All communication between the Intel386 DX Microprocessor and the MCP is transparent to applications software. The CPU automatically controls the MCP whenever a numerics instruction is executed. All physical memory and virtual memory of the CPU are available for storage of the instructions and operands of programs that use the MCP. All memory addressing modes, including use of displacement, base register, index register, and scaling, are available for addressing numerics operands.

Section 6 at the end of this data sheet lists by class the instructions that the MCP adds to the instruction set of the Intel386 DX Microprocessor system.

#### 2.1 Data Types

Table 2.1 lists the seven data types that the Intel387 DX MCP supports and presents the format for each type. Operands are stored in memory with the least significant digit at the lowest memory address. Programs retrieve these values by generating the lowest address. For maximum system performance, all operands should start at physical-memory addresses evenly divisible by four (doubleword boundaries); operands may begin at any other addresses, but will require extra memory cycles to access the entire operand.

Internally, the Intel387 DX MCP holds all numbers in the extended-precision real format. Instructions that load operands from memory automatically convert operands represented in memory as 16-, 32-, or 64-bit integers, 32- or 64-bit floating-point numbers, or 18-digit packed BCD numbers into extended-precision real format. Instructions that store operands in memory perform the inverse type conversion.

#### 2.2 Numeric Operands

A typical MCP instruction accepts one or two operands and produces a single result. In two-operand instructions, one operand is the contents of an MCP register, while the other may be a memory location. The operands of some instructions are predefined; for example FSQRT always takes the square root of the number in the top stack element.



#### Table 2.1. Intel387™ DX MCP Data Type Representation in Memory

Data	(1) E/A 1		M	ost	Sign	iffica	ant By	rte =	Н	ighe	est	Ad	dre	886	d B	yte						
Formats	Range	Precision	7	0	7	0	7 0	7	0	7	0	7	0	7	0	7	0	1	7	0	7	0
Word Integer	±104	16 Bits	15			] (1	WO S OMPLE	MENT)						spis	10	ger	Tat S	10	el e	1 a U	JA.	V 0
Short Integer	±109	32 Bits	31						(	CO	VO'S	EMI	ENT)	dinil	ni .				garê.			
Long Integer	±1018	64 Bits	63	qos	ñ 363	) AE	YSE	ated		8 8	TE STATE OF THE ST	217						] 。	COM	SPLE	MEI	NT)
Packed BCD	±10±18	18 Digits	S 79	X 7	and or other Designation of the least	dioj	d <sub>15</sub> d <sub>1</sub> .	d131	d <sub>12</sub>	, d, ,			NITU		, d <sub>6</sub>	, de	, 0,	1 0 0	d,	3, 1	d,	10
			-	in in	200.14		anio.	alan	2	of F	A.	An	1920-1	10.0	8 6		Side	03	98	art.	6	al
Single Precision	±10 <sup>±38</sup>	24 Bits	S E	BIAS	SED NENT	3	SIGNIFI	CAND	(				180									lin
	±10 <sup>±38</sup>	24 Bits 53 Bits	_	ni.	IASEI PONE	NT NT	- 14	CAND	(		300	ì		nie								CI CI

e di setata noilseago "gog" A rateiger gat wen a

### NOTES: O of all brow gal orbito nothered teaching

- (1) S = Sign bit (0 = positive, 1 = negative)
- (2) d<sub>n</sub> = Decimal digit (two per byte)
- (3) X = Bits have no significance; Intel387TM DX MCP ignores when loading, zeros when storing
- (4)▲ = Position of implicit binary point
- (6) Exponent Bias (normalized values): Single: 127 (7FH)
  Double: 1023 (3FFH)
  - Extended Real: 16383 (3FFFH)
- (7) Packed BCD: (-1)S (D<sub>17</sub>...D<sub>0</sub>) (8) Real: (-1)S (2E-BIAS) (F<sub>0</sub> F<sub>1</sub>...)

15							(
TAG (7)	TAG (6)	TAG (5)	TAG (4)	TAG (3)	TAG (2)	TAG (1)	TAG (0
					Presiden	Range	200
· lo vie	) is <b>not</b> ton-re	lative A prog	ram typically i	uses the "ton"	' field of Statu	is Word to de	termine wh
E: ndex i of tag(i			ram typically u	uses the "top"	' field of Statu	us Word to de	termine wh
E: ndex i of tag(i refers to logical VALUES:			ram typically u	uses the "top"	' field of Statu		termine wh

Figure 2.1. Intel387™ DX MCP Tag Word

#### 2.3 Register Set

11 = Empty

Figure 1.1 shows the Intel387 DX MCP register set. When an MCP is present in a system, programmers may use these registers in addition to the registers normally available on the Intel386 DX CPU.

#### 2.3.1 DATA REGISTERS

Intel387 DX MCP computations use the MCP's data registers. These eight 80-bit registers provide the equivalent capacity of twenty 32-bit registers. Each of the eight data registers in the MCP is 80 bits wide and is divided into "fields" corresponding to the MCPs extended-precision real data type.

The Intel387 DX MCP register set can be accessed either as a stack, with instructions operating on the top one or two stack elements, or as a fixed register set, with instructions operating on explicitly designated registers. The TOP field in the status word identifies the current top-of-stack register. A "push" operation decrements TOP by one and loads a value into the new top register. A "pop" operation stores the value from the current top register and then incre-

ments TOP by one. Like the Intel386 DX Microprocessor stacks in memory, the MCP register stack grows "down" toward lower-addressed registers.

Instructions may address the data registers either implicitly or explicitly. Many instructions operate on the register at the TOP of the stack. These instructions implicitly address the register at which TOP points. Other instructions allow the programmer to explicitly specify which register to user. This explicit register addressing is also relative to TOP.

#### 2.3.2 TAG WORD

The tag word marks the content of each numeric data register, as Figure 2.1 shows. Each two-bit tag represents one of the eight numerics registers. The principal function of the tag word is to optimize the MCPs performance and stack handling by making it possible to distinguish between empty and nonempty register locations. It also enables exception handlers to check the contents of a stack location without the need to perform complex decoding of the actual data.






Figure 2.2. MCP Status Word

#### 2.3.3 STATUS WORD

The 16-bit status word (in the status register) shown in Figure 2.2 reflects the overall state of the MCP. It may be read and inspected by CPU code.

Bit 15, the B-bit (busy bit) is included for 8087 compatibility only. It reflects the contents of the ES bit (bit 7 of the status word), not the status of the BUSY# output of the Intel387 DX MCP.

Bits 13-11 (TOP) point to the Intel387 DX MCP register that is the current top-of-stack.

The four numeric condition code bits  $(C_3-C_0)$  are similar to the flags in a CPU; instructions that perform arithmetic operations update these bits to reflect the outcome. The effects of these instructions on the condition code are summarized in Tables 2.2 through 2.5.

Bit 7 is the error summary (ES) status bit. This bit is set if any unmasked exception bit is set; it is clear otherwise. If this bit is set, the ERROR# signal is asserted.

Bit 6 is the stack flag (SF). This bit is used to distinguish invalid operations due to stack overflow or underflow from other kinds of invalid operations. When SF is set, bit 9 ( $C_1$ ) distinguishes between stack overflow ( $C_1 = 1$ ) and underflow ( $C_1 = 0$ ).

Figure 2.2 shows the six exception flags in bits 5–0 of the status word. Bits 5–0 are set to indicate that the MCP has detected an exception while executing an instruction. A later section entitled "Exception Handling" explains how they are set and used.

Note that when a new value is loaded into the status word by the FLDENV or FRSTOR instruction, the value of ES (bit 7) and its reflection in the B-bit (bit 15) are not derived from the values loaded from memory but rather are dependent upon the values of the exception flags (bits 5–0) in the status word and their corresponding masks in the control word. If ES is set in such a case, the ERROR# output of the MCP is activated immediately.



**Table 2.2. Condition Code Interpretation** 

Instruct	tion	C0 (S)	C3 (Z)	C1 (A)	C2 (C)		
FPREM, FPF (see Table	THE RESERVE OF THE PERSON NAMED IN	Q2	ree least significant bi of quotient Q0	Q1 or O/U#	Reduction 0 = complete 1 = incomplete		
FCOM, FCOI FCOMPP, FT FUCOM, FUC FUCOMPP, F	ST, COMP,		Result of comparison (see Table 2.4)				Operand is not comparable (Table 2.4)
FXAM			and class Table 2.5)	Sign or O/U#	Operand class (Table 2.5)		
FCHS, FABS FINCSTP, FI Constant loa FXTRACT, F FILD, FBLD, FSTP (ext re	DECSTP, ds, LD,	UND	UNDEFINED		UNDEFINED		
FIST, FBSTF FRNDINT, F: FSTP, FADD FDIV, FDIVR FSUB, FSUB FSCALE, FS FPATAN, F2 FYL2X, FYL2	ST, , FMUL, , , , , , , , , , , , , , , , , , ,	UNDEFINED		Roundup or O/U#	UNDEFINED		
FPTAN, FSIN	COMMENTS IN THE		DEFINED	Roundup or O/U#, undefined if C2 = 1	Reduction 0 = complete 1 = incomplete		
FLDENV, FR	STOR	set, bit $\theta$ $(C_1)$ dis	ed from memory	Figure 2.2 reflects the			
FLDCW, FST FSTCW, FST FCLEX, FINI FSAVE	rsw, T,	5, the E-bit (busy bit) is includ GANIFEDON.  Figure 2.2 shows the eix ship only it effects the contents of the ES bit.  If of the status word, not the status of the MCP has detected an					
O/U# Reduction Roundup UNDEFINED	distinguish If FPREM complete. remainder, FSINCOS, case the o When the instruction	es between stack or FPREM1 produ When reduction is which can be used the reduction bit is riginal operand rem	overflow (C1 = 1) and ces a remainder that is incomplete the valid as input to further reset if the operand at hains at the top of the word is set, this bit in	d underflow (C1 = t is less than the ue at the top of reduction. For FPT t the top of the state stack.	ack exception, this bit = 0). modulus, reduction is the stack is a partial FAN, FSIN, FCOS, and ack is too large. In this he last rounding in the		



Table 2.3. Condition Code Interpretation after FPREM and FPREM1 Instructions

	Conditio	on Code	any prefixes th	Interpreta	tion after FPREM and FPREM1			
C2	C3	C1	CO	interpreta	and the second s			
to ene ni na ng m <b>t</b> de oi no abom bet	conters appropriate X persit	X X	he instruction	Toggesong fu	complete Reduction: urther interation required or complete reduction			
aego lid-3f.	Q1	Q0	Q2	Q MOD8	ng numeric instruction and the address			
ssor is in vir-	0	0	0	0	memory operand (if appropriate).			
The EBC in- nd FIO TOR ween the lin- nd memory memory op-	0 1 0 0	1 0 1 0 1	0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 2 3 4 5	Complete Reduction: C0, C3, C1 contain three least significant bits of quotient			

Table 2.4. Condition Code Resulting from Comparison

Order	C3	C2	CO
TOP > Operand	0	0	0
TOP < Operand	0	0	1
TOP = Operand	1	0	0
Unordered	1	1.	DEVATER

**Table 2.5. Condition Code Defining Operand Class** 

C3	C2	C1	CO	Value at TOP
0	0	0	0	+ Unsupported
0	0	0	1	+ NaN
0	0	1	0	- Unsupported
0	0	13844001	ARBIG OPERA	- NaN
0	1	0	0	+ Normal
000	PERAND SELL	0	1	+ Infinity
0	1	1	0	- Normal
0	1	1	1	- Infinity
1 bes	0	0	0	+0
1	0	0	rd and tot tot	+ Empty
1	0	1	0	-0
1	0	1	1	- Empty
1	1	0	0	+ Denormal
1	1	1	0	- Denormal

Because the MCP operates in parallel with the CPU, any errors detected by the MCP may be reported after the CPU has executed the ESC instruction which caused it. To allow identification of the failing numeric instruction, the Intel386 DX Microprocessor and Intel387 DX Math CoProcessor contains two pointer registers that supply the address of the failing numeric instruction and the address of its numeric memory operand (if appropriate).

The instruction and data pointers are provided for user-written error handlers. These registers are actually located in the Intel386 DX CPU, but appear to be located in the MCP because they are accessed by the ESC instructions FLDENV, FSTENV, FSAVE, and FRSTOR. (In the 8086/8087 and 80286/80287, these registers are located in the MCP.) Whenever

tion, it saves the address of the instruction (including any prefixes that may be present), the address of the operand (if present), and the opcode.

The instruction and data pointers appear in one of four formats depending on the operating mode of the Intel386 DX Microprocessor (protected mode or real-address mode) and depending on the operandsize attribute in effect (32-bit operand or 16-bit operand). When the Intel386 DX Microprocessor is in virtual-8086 mode, the real-address mode formats are used. (See Figures 2.3 through 2.6.) The ESC instructions FLDENV, FSTENV, FSAVE, and FRSTOR are used to transfer these values between the Intel386 DX Microprocessor registers and memory. Note that the value of the data pointer is *undefined* if the prior ESC instruction did not have a memory operand.




Figure 2.3. Protected Mode Intel387™ DX MCP Instruction and Data Pointer Image in Memory, 32-Bit Format






Figure 2.4. Real Mode Intel387™ DX MCP Instruction and Data Pointer Image in Memory, 32-Bit Format




Figure 2.5. Protected Mode Intel387™ DX MCP
Instruction and Data Pointer
Image in Memory, 16-Bit Format




Figure 2.6. Real Mode Intel387™ DX MCP Instruction and Data Pointer Image in Memory, 16-Bit Format






Figure 2.7. Intel387™ DX MCP Control Word

#### 2.3.5 CONTROL WORD

The MCP provides several processing options that are selected by loading a control word from memory into the control register. Figure 2.7 shows the format and encoding of fields in the control word.

The low-order byte of this control word configures the MCP error and exception masking. Bits 5-0 of the control word contain individual masks for each of the six exceptions that the MCP recognizes.

The high-order byte of the control word configures the MCP operating mode, including precision and rounding.

- Bit 12 no longer defines infinity control and is a reserved bit. Only affine closure is supported for infinity arithmetic. The bit is initialized to zero after RESET or FINIT and is changeable upon loading the CW. Programs must ignore this bit.
- The rounding control (RC) bits (bits 11-10) provide for directed rounding and true chop, as well as the unbiased round to nearest even mode specified in the IEEE standard. Rounding control

affects only those instructions that perform rounding at the end of the operation (and thus can generate a precision exception); namely, FST, FSTP, FIST, all arithmetic instructions (except FPREM, FPREM1, FXTRACT, FABS, and FCHS), and all transcendental instructions.

• The precision control (PC) bits (bits 9–8) can be used to set the MCP internal operating precision of the significand at less than the default of 64 bits (extended precision). This can be useful in providing compatibility with early generation arithmetic processors of smaller precision. PC affects only the instructions ADD, SUB, DIV, MUL, and SQRT. For all other instructions, either the precision is determined by the opcode or extended precision is used.

#### 2.4 Interrupt Description

Several interrupts of the Intel386 DX CPU are used to report exceptional conditions while executing numeric programs in either real or protected mode. Table 2.6 shows these interrupts and their causes.



Table 2.6. Intel386™ DX Microprocessor Interrupt Vectors Reserved for MCP

Interrupt Number	Cause of Interrupt			
t by 60 <b>7</b> e7.  MCP supplies	An ESC instruction was encountered when EM or TS of the Intel386™ DX CPU control register zero (CR0) was set. EM = 1 indicates that software emulation of the instruction is required. When TS is set, either an ESC or WAIT instruction causes interrupt 7. This indicates that the current MCP context may not belong to the current task.			
e tag word to reflect the ec	An operand of a coprocessor instruction wrapped around an addressing limit (0FFFH for small segments, 0FFFFFFFH for big segments, zero for expand-down segments) and spanned inaccessible addresses <sup>(1)</sup> . The failing numerics instruction is not restartable. The address of the failing numerics instruction and data operand may be lost; an FSTENV does not return reliable addresses. As with the 80286/80287, the segment overrun exception should be handled by executing an FNINIT instruction (i.e. an FINIT without a preceding WAIT). The return address on the stack does not necessarily point to the failing instruction nor to the following instruction. The interrupt can be avoided by never allowing numeric data to start within 108 bytes of the end of a segment.			
13 Eletri ent al data tormats	The first word or doubleword of a numeric operand is not entirely within the limit of its segment. The return address pushed onto the stack of the exception handler points at the ESC instruction that caused the exception, including any prefixes. The Intel387™ DX MCP has not executed this instruction; the instruction pointer and data pointer register refer to a previous, correctly executed instruction.			
ordion a masked) NaV, Integer	The previous numerics instruction caused an unmasked exception. The address of the faulty instruction and the address of its operand are stored in the instruction pointer and data pointer registers. Only ESC and WAIT instructions can cause this interrupt. The Intel386™ DX CPU return address pushed onto the stack of the exception handler points to a WAIT or ESC instruction (including prefixes). This instruction can be restarted after clearing the exception condition in the MCP. FNINIT, FNCLEX, FNSTSW, FNSTENV, and FNSAVE cannot cause this interrupt.			

1. An operand may wrap around an addressing limit when the segment limit is near an addressing limit and the operand is near the largest valid address in the segment. Because of the wrap-around, the beginning and ending addresses of such an operand will be at opposite ends of the segment. There are two ways that such an operand may also span inaccessible addresses: 1) if the segment limit is not equal to the addressing limit (e.g. addressing limit is FFFFH and segment limit is FFFDH) the operand will span addresses that are not within the segment (e.g. an 8-byte operand that starts at valid offset FFFC will span addresses FFFC-FFFF and 0000-0003; however addresses FFFE and FFFF are not valid, because they exceed the limit); 2) if the operand begins and ends in present and accessible pages but intermediate bytes of the operand fall in a not-present page or a page to which the procedure does not have access rights.

### 2.5 Exception Handling

The Intel387 DX MCP detects six different exception conditions that can occur during instruction execution. Table 2.7 lists the exception conditions in order of precedence, showing for each the cause and the default action taken by the MCP if the exception is masked by its corresponding mask bit in the control word.

Any exception that is not masked by the control word sets the corresponding exception flag of the status word, sets the ES bit of the status word, and asserts the ERROR# signal. When the CPU attempts to execute another ESC instruction or WAIT, exception 7 occurs. The exception condition must be resolved via an interrupt service routine. The Intel386 DX Microprocessor saves the address of the floating-point instruction that caused the excep-

tion and the address of any memory operand required by that instruction.

#### 2.6 Initialization

Intel387 DX MCP initialization software must execute an FNINIT instruction (i.e. an FINIT without a preceding WAIT) to clear ERROR#. After a hardware RESET, the ERROR# output is asserted to indicate that a Intel387 DX MCP is present. To accomplish this, the IE and ES bits of the status word are set, and the IM bit in the control word is reset. After FNINIT, the status word and the control word have the same values as in an 80287 after RESET.



#### 2.7 8087 and 80287 Compatibility

This section summarizes the differences between the Intel387 DX MCP and the 80287. Any migration from the 8087 directly to the Intel387 DX MCP must also take into account the differences between the 8087 and the 80287 as listed in Appendix A.

Many changes have been designed into the Intel387 DX MCP to directly support the IEEE standard in hardware. These changes result in increased performance by eliminating the need for software that supports the standard.

#### 2.7.1 GENERAL DIFFERENCES

The Intel387 DX MCP supports only affine closure for infinity arithmetic, not projective closure. Bit 12 of the Control Word (CW) no longer defines infinity control. It is a reserved bit; but it is initialized to zero after RESET or FINIT and is changeable upon loading the CW. Programs must ignore this bit.

Operands for FSCALE and FPATAN are no longer restricted in range (except for  $\pm \infty$ ); F2XM1 and FPTAN accept a wider range of operands.

The results of transcendental operations may be slightly different from those computed by 80287.

In the case of FPTAN, the Intel387 DX MCP supplies a true tangent result in ST(1), and (always) a floating point 1 in ST.

Rounding control is in effect for FLD constant.

Software cannot change entries of the tag word to values (other than empty) that do not reflect the actual register contents.

After reset, FINIT, and incomplete FPREM, the Intel387 DX MCP resets to zero the condition code bits  $C_3-C_0$  of the status word.

In conformance with the IEEE standard, the Intel387 DX MCP does not support the special data formats: pseudozero, pseudo-NaN, pseudoinfinity, and unnormal

Table 2.7. Exceptions

Exception	rholigeoxe erii to sidete ani omo bedeug eselbba mufer USK een ed riso notourieni skri Cause a priblippin nodounteni Ji	Default Action (if exception is masked)		
Invalid Operation	Operation on a signaling NaN, unsupported format, indeterminate form $(0^* \infty, 0/0, (+\infty) + (-\infty), \text{ etc.})$ , or stack overflow/underflow (SF is also set).	Result is a quiet NaN, integer indefinite, or BCD indefinite		
Denormalized Operand	At least one of the operands is denormalized, i.e. it has the smallest exponent but a nonzero significand.	Normal processing continues		
Zero Divisor	The divisor is zero while the dividend is a noninfinite, nonzero number.	Result is ∞		
Overflow	The result is too large in magnitude to fit in the specified format.	Result is largest finite value or ∞		
Underflow  The true result is nonzero but too small to be represented in the specified format, and, if underflow exception is masked, denormalization causes loss of accuracy.		Result is denormalized or zero		
Inexact Result (Precision)	The true result is not exactly representable in the specified format (e.g. 1/3); the result is rounded according to the rounding mode.	Normal processing continues		



#### 2.7.2 EXCEPTIONS

A number of differences exist due to changes in the IEEE standard and to functional improvements to the architecture of the Intel387 DX MCP:

- When the overflow or underflow exception is masked, the Intel387 DX MCP differs from the 80287 in rounding when overflow or underflow occurs. The Intel387 DX MCP produces results that are consistent with the rounding mode.
- When the underflow exception is masked, the Intel387 DX MCP sets its underflow flag only if there is also a loss of accuracy during denormalization.
- Fewer invalid-operation exceptions due to denormal operands, because the instructions FSQRT, FDIV, FPREM, and conversions to BCD or to integer normalize denormal operands before proceeding.
- The FSQRT, FBSTP, and FPREM instructions may cause underflow, because they support denormal operands.
- The denormal exception can occur during the transcendental instructions and the FXTRACT instruction.
- The denormal exception no longer takes precedence over all other exceptions.
- When the denormal exception is masked, the Intel387 DX MCP automatically normalizes denormal operands. The 8087/80287 performs unnormal arithmetic, which might produce an unnormal result.
- When the operand is zero, the FXTRACT instruction reports a zero-divide exception and leaves -∞ in ST(1).
- The status word has a new bit (SF) that signals when invalid-operation exceptions are due to stack underflow or overflow.
- FLD extended precision no longer reports denormal exceptions, because the instruction is not numeric.
- 11. FLD single/double precision when the operand is denormal converts the number to extended precision and signals the denormalized operand exception. When loading a signaling NaN, FLD single/double precision signals an invalid-operand exception.
- 12. The Intel387 DX MCP only generates quiet NaNs (as on the 80287); however, the Intel387 DX MCP distinguishes between quiet NaNs and signaling NaNs. Signaling NaNs trigger exceptions when they are used as operands; quiet NaNs do not (except for FCOM, FIST, and FBSTP which also raise IE for quiet NaNs).
- When stack overflow occurs during FPTAN and overflow is masked, both ST(0) and ST(1) contain quiet NaNs. The 80287/8087 leaves the original operand in ST(1) intact.

- 14. When the scaling factor is  $\pm \infty$ , the FSCALE (ST(0), ST(1)) instruction behaves as follows ue to changes in the nal improvements to (ST(0) and ST(1) contain the scaled and scaling operands respectively):
  - FSCALE(0,∞) generates the invalid operation exception.
  - FSCALE(finite, -∞) generates zero with the same sign as the scaled operand.
  - FSCALE(finite, +∞) generates ∞ with the same sign as the scaled operand.

The 8087/80287 returns zero in the first case and raises the invalid-operation exception in the other cases

15. The Intel387 DX MCP returns signed infinity/ zero as the unmasked response to massive overflow/underflow. The 8087 and 80287 support a limited range for the scaling factor; within this range either massive overflow/underflow do not occur or undefined results are produced.

#### 3.0 HARDWARE INTERFACE

In the following description of hardware interface, the # symbol at the end of a signal name indicates that the active or asserted state occurs when the signal is at a low voltage. When no # is present after the signal name, the signal is asserted when at the high voltage level.

#### 3.1 Signal Description

In the following signal descriptions, the Intel387 DX Math Coprocessor pins are grouped by function as follows:

- Execution control—CPUCLK2, NUMCLK2, CKM, RESETIN
- 2. MCP handshake-PEREQ, BUSY#, ERROR#
- Bus interface pins—D31-D0, W/R#, ADS#, READY#, READYO#
- Chip/Port Select—STEN, NPS1#, NPS2, CMD0#
- 5. Power supplies-Vcc, Vss

Table 3.1 lists every pin by its identifier, gives a brief description of its function, and lists some of its characteristics. All output signals are tristate; they leave floating state only when STEN is active. The output buffers of the bidirectional data pins D31–D0 are also tristate; they leave floating state only in read cycles when the MCP is selected (i.e. when STEN, NPS1#, and NPS2 are all active).

Figure 3.1 and Table 3.2 together show the location of every pin in the pin grid array.

Pin Name	Function	Grit	Active State	Input/ Output	Referenced To
CPUCLK2 NUMCLK2 CKM	Intel386™ DX CPU CLocK 2 Intel387™ DX MCP CLocK 2 Intel387™ DX MCP CLocKing Mode	n is	IGP: w exception lifters from	or updenflo or updenflo of DX MCP ( of or overflo	the architecture of the power of the covernment of the interest of the interest of the covernment of t
RESETIN	System reset	27	High		CPUCLK2
PEREQ	Processor Extension REQuest		High	nuar Off right	CPUCLK2/STEN
BUSY#	Busy status		Low	0	CPUCLK2/STEN
ERROR#	Error status	-11	Low	800 Oney du	NUMCLK2/STEN
D31-D0 W/R# ADS# READY# READYO#	Data pins Write/Read bus cycle ADdress Strobe Bus ready input Ready output	-eb ens C:X -ed	High Hi/Lo Low Low	I/O       	CPUCLK2 CPUCLK2 CPUCLK2 CPUCLK2 CPUCLK2
STEN NPS1# NPS2 CMD0#	STatus ENable MCP select #1 MCP select #2 CoMmanD	800 00-	High Low High	e and FPRI v. bequue the otion pan oc	CPUCLK2 CPUCLK2 CPUCLK2 CPUCLK2
V <sub>CC</sub> V <sub>SS</sub>	in the following description of his	1000	UPICAT SIU	ons shorou	transcendenge met instruction. 6. The denomal excep-

STEN is referenced to only when getting the output pins into or out of tristate mode.

Table 3.2. Intel387TM DX MCP Pin Cross-Reference

	V	1				de la	Constitution law
ADS#	_	K7	D18	8	A8	STEN -	_ flue_L4 em
BUSY#	a constitution	K2	D19	_	B9	W/R#	— K4
CKM	SOLUTION OF	J11	D20	- 1	B10		
CPUCLK24	-	K10	D21	6)	A10	Vcc	- A6, A9, B4,
CMD0#	-	L8	D22	_	B11	that (SR) tid wen a san t	E1, F1, F10,
D0	-	H2	D23	_	C10		J2, K5,
D1	- TO	H1	D24		D10		L7
D2	CATE 1	G2	D25	-	D11		
D3	100-	G1	D26	2 1	E10	V <sub>SS</sub> -	- B2, B7, C11,
D4	_	D2	D27	_	E11		E2, F2, F11,
D5	11	D1	D28	4 -	G10		J1, J10, L5
D6		C2	D29	_	G11		
D7	- 8	C1	D30	3 -	H10	NO CONNECT -	— K9
D8	_	B1	D31	-	H11	TIE HIGH -	— K3, L9*
D9	intebi a	A2	ERROR#	_	L2		and executions
D10	GIBH D	B3	NPS1#	-	L6		
D11	61 UA	A3	NPS2	_	K6		
D12	a mileta	A4	NUMCLK2	- 1	K11		
D13	a <del>un</del> ili	B5	PEREQ	le -	K1		
D14	b <del>ol</del> os	A5	READY#	10 - 1	K8		
D15	(	B6	READYO#	10 - 1	L3		
D16		A7	RESETIN	_	L10		
D17 World	terrie	B8					

<sup>\*</sup>Tie high pins may either be tied high with a pullup resistor or connected to V<sub>CC</sub>.






Figure 3.1. Intel387™ DX MCP Pin Configuration

VSS

D27

D19

D20 D21

D22

VSS

Vcc

240448-6

TIE HIGH N/C

RESETIN CPUCLK2 VSS

NUMCLK2 CKM

D31 D29

9

10

11

\*Pin 1



#### 3.1.1 Intel386TM DX CPU CLOCK 2 (CPUCLK2)

This input uses the Intel386 DX CPU CLK2 signal to time the bus control logic. Several other MCP signals are referenced to the rising edge of this signal. When CKM = 1 (synchronous mode) this pin also clocks the data interface and control unit and the floating-point unit of the MCP. This pin requires MOS-level input. The signal on this pin is divided by two to produce the internal clock signal CLK.

#### 3.1.2 Intel387TM DX MCP CLOCK 2 (NUMCLK2)

When CKM = 0 (asynchronous mode) this pin provides the clock for the data interface and control unit and the floating-point unit of the MCP. In this case, the ratio of the frequency of NUMCLK2 to the fre-

quency of CPUCLK2 must lie within the range 10:16 to 14:10. When CKM = 1 (synchronous mode) this pin is ignored; CPUCLK2 is used instead for the data interface and control unit and the floating-point unit. This pin requires TTL-level input.

## 3.1.3 Intel387™ DX MCP CLOCKING MODE (CKM)

This pin is a strapping option. When it is strapped to  $V_{CC}$ , the MCP operates in synchronous mode; when strapped to  $V_{SS}$ , the MCP operates in asynchronous mode. These modes relate to clocking of the data interface and control unit and the floating-point unit only; the bus control logic always operates synchronously with respect to the Intel386 DX Microprocessor.




Figure 3.2. Asynchronous Operation



#### 3.1.4 SYSTEM RESET (RESETIN)

A LOW to HIGH transition on this pin causes the MCP to terminate its present activity and to enter a dormant state. RESETIN must remain HIGH for at least 40 NUMCLK2 periods. The HIGH to LOW transitions of RESETIN must be synchronous with CPUCLK2, so that the phase of the internal clock of the bus control logic (which is the CPUCLK2 divided by 2) is the same as the phase of the internal clock of the Intel386 DX CPU. After RESETIN goes LOW, at least 50 NUMCLK2 periods must pass before the first MCP instruction is written into the Intel387 DX MCP. This pin should be connected to the Intel386 DX CPU RESET pin. Table 3.3 shows the status of other pins after a reset.

**Table 3.3. Output Pin Status During Reset** 

Pin Value	Pin Name		
HIGH	READYO#, BUSY#		
LOW	PEREQ, ERROR#		
Tri-State OFF	D31-D0		

## 3.1.5 PROCESSOR EXTENSION REQUEST (PEREQ)

When active, this pin signals to the Intel386 DX CPU that the MCP is ready for data transfer to/from its data FIFO. When all data is written to or read from the data FIFO, PEREQ is deactivated. This signal always goes inactive before BUSY # goes inactive. This signal is referenced to CPUCLK2. It should be connected to the Intel386 DX CPU PEREQ input.

#### 3.1.6 BUSY STATUS (BUSY#)

When active, this pin signals to the Intel386 DX CPU that the MCP is currently executing an instruction. This signal is referenced to CPUCLK2. It should be connected to the Intel386 DX CPU BUSY# pin.

#### 3.1.7 ERROR STATUS (ERROR#)

This pin reflects the ES bits of the status register. When active, it indicates that an unmasked exception has occurred (except that, immediately after a reset, it indicates to the Intel386 DX Microprocessor that a Intel387 DX MCP is present in the system). This signal can be changed to inactive state only by the following instructions (without a preceding WAIT): FNINIT, FNCLEX, FNSTENV, and FNSAVE. This signal is referenced to NUMCLK2. It should be connected to the Intel386 DX CPU ERROR # pin.

#### 3.1.8 DATA PINS (D31-D0)

These bidirectional pins are used to transfer data and opcodes between the Intel386 DX CPU and Intel387 DX MCP. They are normally connected directly to the corresponding Intel386 DX CPU data pins. HIGH state indicates a value of one. D0 is the least significant data bit. Timings are referenced to CPUCLK2.

#### 3.1.9 WRITE/READ BUS CYCLE (W/R#)

This signal indicates to the MCP whether the Intel386 DX CPU bus cycle in progress is a read or a write cycle. This pin should be connected directly to the Intel386 DX CPU W/R# pin. HIGH indicates a write cycle; LOW, a read cycle. This input is ignored if any of the signals STEN, NPS1#, or NPS2 is inactive. Setup and hold times are referenced to CPUCLK2.

#### 3.1.10 ADDRESS STROBE (ADS#)

This input, in conjunction with the READY# input indicates when the MCP bus-control logic may sample W/R# and the chip-select signals. Setup and hold times are referenced to CPUCLK2. This pin should be connected to the Intel386 DX CPU ADS# pin.



#### 3.1.11 BUS READY INPUT (READY#)

This input indicates to the MCP when a Intel386 DX CPU bus cycle is to be terminated. It is used by the bus-control logic to trace bus activities. Bus cycles can be extended indefinitely until terminated by READY#. This input should be connected to the same signal that drives the Intel386 DX CPU READY# input. Setup and hold times are referenced to CPUCLK2.

#### 3.1.12 READY OUTPUT (READYO#)

This pin is activated at such a time that write cycles are terminated after two clocks (except FLDENV and FRSTOR) and read cycles after three clocks. In configurations where no extra wait states are required, this pin must directly or indirectly drive the Intel386 DX CPU READY# input. Refer to section 3.4 "Bus Operation" for details. This pin is activated only during bus cycles that select the MCP. This signal is referenced to CPUCLK2.

#### 3.1.13 STATUS ENABLE (STEN)

This pin serves as a chip select for the MCP. When inactive, this pin forces BUSY#, PEREQ, ERROR#, and READYO# outputs into floating state. D31-D0 are normally floating and leave floating state only if STEN is active and additional conditions are met. STEN also causes the chip to recognize its other chip-select inputs. STEN makes it easier to do onboard testing (using the overdrive method) of other chips in systems containing the MCP. STEN should be pulled up with a resistor so that it can be pulled down when testing. In boards that do not use onboard testing, STEN should be connected to Vcc. Setup and hold times are relative to CPUCLK2. Note that STEN must maintain the same setup and hold times as NPS1#, NPS2, and CMD0# (i.e. if STEN changes state during a Intel387 DX MCP bus cycle. it should change state during the same CLK period as the NPS1#, NPS2, and CMD0# signals).

#### 3.1.14 MCP Select #1 (NPS1#)

When active (along with STEN and NPS2) in the first period of a Intel386 DX CPU bus cycle, this signal indicates that the purpose of the bus cycle is to com-

municate with the MCP. This pin should be connected directly to the Intel386 DX CPU M/IO# pin, so that the MCP is selected only when the Intel386 DX CPU performs I/O cycles. Setup and hold times are referenced to CPUCLK2.

#### 3.1.15 MCP SELECT #2 (NPS2)

When active (along with STEN and NPS1#) in the first period of an Intel386 DX CPU bus cycle, this signal indicates that the purpose of the bus cycle is to communicate with the MCP. This pin should be connected directly to the Intel386 DX CPU A31 pin, so that the MCP is selected only when the Intel386 DX CPU uses one of the I/O addresses reserved for the MCP (800000F8 or 800000FC). Setup and hold times are referenced to CPUCLK2.

#### 3.1.16 COMMAND (CMD0#)

During a write cycle, this signal indicates whether an opcode (CMD0# active) or data (CMD0# inactive) is being sent to the MCP. During a read cycle, it indicates whether the control or status register (CMD0# active) or a data register (CMD0# inactive) is being read. CMD0# should be connected directly to the A2 output of the Intel386 DX Microprocessor. Setup and hold times are referenced to CPUCLK2.

#### 3.2 Processor Architecture

As shown by the block diagram on the front page. the MCP is internally divided into three sections: the bus control logic (BCL), the data interface and control unit, and the floating point unit (FPU). The FPU (with the support of the control unit which contains the sequencer and other support units) executes all numerics instructions. The data interface and control unit is responsible for the data flow to and from the FPU and the control registers, for receiving the instructions, decoding them, and sequencing the microinstructions, and for handling some of the administrative instructions. The BCL is responsible for the Intel386 DX CPU bus tracking and interface. The BCL is the only unit in the Intel387 DX MCP that must run synchronously with the Intel386 DX CPU; the rest of the MCP can run asynchronously with respect to the Intel386 DX Microprocessor.



#### 3.2.1 BUS CONTROL LOGIC

The BCL communicates solely with the CPU using I/O bus cycles. The BCL appears to the CPU as a special peripheral device. It is special in two respects: the CPU initiates I/O automatically when it encounters ESC instructions, and the CPU uses reserved I/O addresses to communicate with the BCL. The BCL does not communicate directly with memory. The CPU performs all memory access, transferring input operands from memory to the MCP and transferring outputs from the MCP to memory.

#### 3.2.2 DATA INTERFACE AND CONTROL UNIT

The data interface and control unit latches the data and, subject to BCL control, directs the data to the FIFO or the instruction decoder. The instruction decoder decodes the ESC instructions sent to it by the CPU and generates controls that direct the data flow in the FIFO. It also triggers the microinstruction sequencer that controls execution of each instruction. If the ESC instruction is FINIT, FCLEX, FSTSW, FSTSW AX, or FSTCW, the control executes it inde-

pendently of the FPU and the sequencer. The data interface and control unit is the one that generates the BUSY#, PEREQ and ERROR# signals that synchronize Intel387 DX MCP activities with the Intel386 DX CPU. It also supports the FPU in all operations that it cannot perform alone (e.g. exceptions handling, transcendental operations, etc.).

#### 3.2.3 FLOATING POINT UNIT

The FPU executes all instructions that involve the register stack, including arithmetic, logical, transcendental, constant, and data transfer instructions. The data path in the FPU is 84 bits wide (68 significant bits, 15 exponent bits, and a sign bit) which allows internal operand transfers to be performed at very high speeds.

#### 3.3 System Configuration

As an extension to the Intel386 DX Microprocessor, the Intel387 DX Math Coprocessor can be connected to the CPU as shown by Figure 3.3. A dedicated




Figure 3.3. Intel386™ DX Microprocessor and Intel387™ DX Math Coprocessor System Configuration

**Table 3.4. Bus Cycles Definition** 

STEN	NPS1#	NPS2	CMD0#	W/R#	Bus Cycle Type
0	ALCE X offvilles aupports the FR	×	rangel x	x is on	MCP not selected and all outputs in floating state
Moldoxe 8	e) energ imone	X	X	X	MCP not selected
1 600	X	0	X	×	MCP not selected
1	0	1	0	0	CW or SW read from MCF
1	0	OS STITAO	0.00	anast 1	Opcode write to MCP
1	0	1	1 be	0	Data read from MCP
at involve	0	s nempressed to	1	to metacry.	Data write to MCP

communication protocol makes possible high-speed transfer of opcodes and operands between the Intel386 DX CPU and Intel387 DX MCP. The Intel387 DX MCP is designed so that no additional components are required for interface with the Intel386 DX CPU. The Intel387 DX MCP shares the 32-bit wide local bus of the Intel386 DX CPU and most control pins of the Intel387 DX MCP are connected directly to pins of the Intel386 DX Microprocessor.

#### 3.3.1 BUS CYCLE TRACKING

The ADS# and READY# signals allow the MCP to track the beginning and end of the Intel386 DX CPU bus cycles, respectively. When ADS# is asserted at the same time as the MCP chip-select inputs, the bus cycle is intended for the MCP. To signal the end of a bus cycle for the MCP, READY# may be asserted directly or indirectly by the MCP or by other buscontrol logic. Refer to Table 3.4 for definition of the types of MCP bus cycles.

#### 3.3.2 MCP ADDRESSING

The NPS1#, NPS2 and STEN signals allow the MCP to identify which bus cycles are intended for the MCP. The MCP responds only to I/O cycles when bit 31 of the I/O address is set. In other words, the MCP acts as an I/O device in a reserved I/O address space.

Because A<sub>31</sub> is used to select the MCP for data transfers, it is not possible for a program running on the Intel386 DX CPU to address the MCP with an I/O instruction. Only ESC instructions cause the Intel386 DX Microprocessor to communicate with the MCP. The Intel386 DX CPU BS16# input must be inactive during I/O cycles when A<sub>31</sub> is active.

#### 3.3.3 FUNCTION SELECT

The CMD0# and W/R# signals identify the four kinds of bus cycle: control or status register read, data read, opcode write, data write.

#### 3.3.4 CPU/MCP Synchronization

The pin pairs BUSY#, PEREQ, and ERROR# are used for various aspects of synchronization between the CPU and the MCP.

BUSY# is used to synchronize instruction transfer from the Intel386 DX CPU to the MCP. When the MCP recognizes an ESC instruction, it asserts BUSY#. For most ESC instructions, the Intel386 DX CPU waits for the MCP to deassert BUSY# before sending the new opcode.

The MCP uses the PEREQ pin of the Intel386 DX CPU to signal that the MCP is ready for data transfer to or from its data FIFO. The MCP does not directly access memory; rather, the Intel386 DX Microprocessor provides memory access services for the MCP. Thus, memory access on behalf of the MCP always obeys the rules applicable to the mode of the Intel386 DX CPU, whether the Intel386 DX CPU be in real-address mode or protected mode.

Once the Intel386 DX CPU initiates an MCP instruction that has operands, the Intel386 DX CPU waits for PEREQ signals that indicate when the MCP is ready for operand transfer. Once all operands have been transferred (or if the instruction has no operands) the Intel386 DX CPU continues program execution while the MCP executes the ESC instruction.

In 8086/8087 systems, WAIT instructions may be required to achieve synchronization of both commands and operands. In 80286/80287, Intel386 DX Microprocessor and Intel387 DX Math Coprocessor systems, WAIT instructions are required only for operand synchronization; namely, after MCP stores to memory (except FSTSW and FSTCW) or loads from memory. Used this way, WAIT ensures that the value has already been written or read by the MCP before the CPU reads or changes the value.



Once it has started to execute a numerics instruction and has transferred the operands from the Intel386 DX CPU, the MCP can process the instruction in parallel with and independent of the host CPU. When the MCP detects an exception, it asserts the ERROR# signal, which causes a Intel386 DX CPU interrupt.

## 3.3.5 SYNCHRONOUS OR ASYNCHRONOUS MODES

The internal logic of the Intel387 DX MCP (the FPU) can either operate directly from the CPU clock (synchronous mode) or from a separate clock (asynchronous mode). The two configurations are distinguished by the CKM pin. In either case, the bus control logic (BCL) of the MCP is synchronized with the CPU clock. Use of asynchronous mode allows the Intel386 DX CPU and the FPU section of the MCP to run at different speeds. In this case, the ratio of the frequency of NUMCLK2 to the frequency of CPUCLK2 must lie within the range 10:16 to 14:10. Use of synchronous mode eliminates one clock generator from the board design.

#### 3.3.6 AUTOMATIC BUS CYCLE TERMINATION

In configurations where no extra wait states are required, READYO# can be used to drive the Intel386 DX CPU READY# input. If this pin is used, it should be connected to the logic that ORs all READY outputs from peripherals on the Intel386 DX CPU bus. READYO# is asserted by the MCP only during I/O cycles that select the MCP. Refer to section 3.4 "Bus Operation" for details.

#### 3.4 Bus Operation

With respect to the bus interface, the Intel387 DX MCP is fully synchronous with the Intel386 DX Microprocessor. Both operate at the same rate, because each generates its internal CLK signal by dividing CPUCLK2 by two.

The Intel386 DX CPU initiates a new bus cycle by activating ADS#. The MCP recognizes a bus cycle, if, during the cycle in which ADS# is activated, STEN, NPS1#, and NPS2 are all activated. Proper operation is achieved if NPS1# is connected to the M/IO# output of the Intel386 DX CPU, and NPS2 to the A31 output. The Intel386 DX CPU's A31 output is guaranteed to be inactive in all bus cycles that do not address the MCP (i.e. I/O cycles to other devices, interrupt acknowledge, and reserved types of bus cycles). System logic must not signal a 16-bit bus cycle via the Intel386 DX CPU BS16# input during I/O cycles when A31 is active.

During the CLK period in which ADS# is activated, the MCP also examines the W/R# input signal to determine whether the cycle is a read or a write cycle and examines the CMD0# input to determine whether an opcode, operand, or control/status register transfer is to occur.

The Intel387 DX MCP supports both pipelined and nonpipelined bus cycles. A nonpipelined cycle is one for which the Intel386 DX CPU asserts ADS# when no other MCP bus cycle is in progress. A pipelined bus cycle is one for which the Intel386 DX CPU asserts ADS# and provides valid next-address and control signals as soon as in the second CLK period after the ADS# assertion for the previous Intel386 DX CPU bus cycle. Pipelining increases the availability of the bus by at least one CLK period. The MCP supports pipelined bus cycles in order to optimize address pipelining by the Intel386 DX CPU for memory cycles.

Bus operation is described in terms of an abstract state machine. Figure 3.4 illustrates the states and state transitions for MCP bus cycles:

- T<sub>I</sub> is the idle state. This is the state of the bus logic after RESET, the state to which bus logic returns after evey nonpipelined bus cycle, and the state to which bus logic returns after a series of pipelined cycles.
- T<sub>RS</sub> is the READY# sensitive state. Different types of bus cycle may require a minimum of one or two successive T<sub>RS</sub> states. The bus logic remains in T<sub>RS</sub> state until READY# is sensed, at which point the bus cycle terminates. Any number of wait states may be implemented by delaying READY#, thereby causing additional successive T<sub>RS</sub> states.
- Tp is the first state for every pipelined bus cycle.




Figure 3.4. Bus State Diagram



The READYO# output of the Intel387 DX MCP indicates when a bus cycle for the MCP may be terminated if no extra wait states are required. For all write cycles (except those for the instructions FLDENV and FRSTOR), READYO# is always asserted in the first TRS state, regardless of the number of wait states. For all read cycles and write cycles for FLDENV and FRSTOR, READYO# is always asserted in the second TRS state, regardless of the number of wait states. These rules apply to both pipelined and nonpipelined cycles. Systems designers must use READYO# in one of the following ways:

- Connect it (directly or through logic that ORs READY signals from other devices) to the READY# inputs of the Intel386 DX CPU and Intel387 DX MCP.
- 2. Use it as one input to a wait-state generator.

The following sections illustrate different types of MCP bus cycles.

Because different instructions have different amounts of overhead before, between, and after operand transfer cycles, it is not possible to represent in a few diagrams all of the combinations of successive operand transfer cycles. The following bus-cycle diagrams show memory cycles between MCP operand-transfer cycles. Note however that, during the instructions FLDENV, FSTENV, FSAVE, and FRSTOR, some consecutive accesses to the MCP do not have intervening memory accesses. For the timing relationship between operand transfer cycles and opcode write or other overhead activities, see Figure 3.8.

#### 3.4.1 NONPIPELINED BUS CYCLES

Figure 3.5 illustrates bus activity for consecutive nonpipelined bus cycles.

#### 3.4.1.1 Write Cycle

At the second clock of the bus cycle, the Intel387 DX MCP enters the T<sub>RS</sub> (READY#-sensitive) state. During this state, the Intel387 DX MCP samples the READY# input and stays in this state as long as READY# is inactive.

In write cycles, the MCP drives the READYO# signal for one CLK period beginning with the second CLK of the bus cycle; therefore, the fastest write cycle takes two CLK cycles (see cycle 2 of Figure 3.5). For the instructions FLDENV and FRSTOR, however, the MCP forces a wait state by delaying the activation of READYO# to the second TRS cycle (not shown in Figure 3.5).

When READY# is asserted the MCP returns to the idle state, in which ADS# could be asserted again by the Intel386 DX Microprocessor for the next cycle.

#### 3.4.1.2 Read Cycle

At the second clock of the bus cycle, the MCP enters the T<sub>RS</sub> state. See Figure 3.5. In this state, the MCP samples the READY# input and stays in this state as long as READY# is inactive.


At the rising edge of CLK in the second clock period of the cycle, the MCP starts to drive the D31-D0 outputs and continues to drive them as long as it stays in T<sub>RS</sub> state.

In read cycles that address the MCP, at least one wait state must be inserted to insure that the Intel386 DX CPU latches the correct data. Since the MCP starts driving the system data bus only at the rising edge of CLK in the second clock period of the bus cycle, not enough time is left for the data signals to propagate and be latched by the Intel386 DX CPU at the falling edge of the same clock period. The MCP drives the READYO# signal for one CLK period in the third CLK of the bus cycle. Therefore, if the READYO# output is used to drive the Intel386 DX CPU READY# input, one wait state is inserted automatically.

Because one wait state is required for MCP reads, the minimum is three CLK cycles per read, as cycle 3 of Figure 3.5 shows.

When READY# is asserted the MCP returns to the idle state, in which ADS# could be asserted again by the Intel386 DX CPU for the next cycle. The transition from  $T_{RS}$  state to idle state causes the MCP to put the tristate D31–D0 outputs into the floating state, allowing another device to drive the system data bus.





Cycles 1 & 2 represent part of the operand transfer cycle for instructions involving either 4-byte or 8-byte operand loads. Cycles 3 & 4 represent part of the operand transfer cycle for a store operation.

\*Cycles 1 & 2 could repeat here or T<sub>I</sub> states for various non-operand transfer cycles and overhead.

Figure 3.5. Nonpipelined Read and Write Cycles

#### 3.4.2 PIPELINED BUS CYCLES

Because all the activities of the Intel387 DX MCP bus interface occur either during the T<sub>RS</sub> state or during the transitions to or from that state, the only difference between a pipelined and a nonpipelined cycle is the manner of changing from one state to another. The exact activities in each state are detailed in the previous section "Nonpipelined Bus Cycles".

When the Intel386 DX CPU asserts ADS# before the end of a bus cycle, both ADS# and READY# are active during a  $T_{RS}$  state. This condition causes the MCP to change to a different state named  $T_{P}$ . The MCP activities in the transition from a  $T_{RS}$  state to a  $T_{P}$  state are exactly the same as those in the transition from a  $T_{RS}$  state to a  $T_{I}$  state in nonpipelined cycles.

 $T_P$  state is metastable; therefore, one clock period later the MCP returns to  $T_{RS}$  state. In consecutive pipelined cycles, the MCP bus logic uses only  $T_{RS}$  and  $T_P$  states.

Figure 3.6 shows the fastest transition into and out of the pipelined bus cycles. Cycle 1 in this figure represents a nonpipelined cycle. (Nonpipelined write cycles with only one  $T_{RS}$  state (i.e. no wait states) are always followed by another nonpipelined cycle, because READY# is asserted before the earliest possible assertion of ADS# for the next cycle.)

Figure 3.7 shows the pipelined write and read cycles with one additional  $T_{RS}$  states beyond the minimum required. To delay the assertion of READY# requires external logic.




#### 3.4.3 BUS CYCLES OF MIXED TYPE

When the Intel387 DX MCP bus logic is in the  $T_{RS}$  state, it distinguishes between nonpipelined and pipelined cycles according to the behavior of ADS# and READY#. In a nonpipelined cycle, only READY# is activated, and the transition is from  $T_{RS}$  to idle state. In a pipelined cycle, both READY# and ADS# are active and the transition is first from  $T_{RS}$  state to  $T_{PS}$  state then, after one clock period, back to  $T_{RS}$  state.

tion after execution of the instruction is complete. When possible, the Intel387 DX MCP may deactivate BUSY# prior to the completion of the current instruction allowing the CPU to transfer the next instruction's opcode and operands. PEREQ is activated in this interval. If ERROR# (not shown in the diagram) is ever asserted, it would occur at least six CPUCLK2 periods after the deactivation of PEREQ and at least six CPUCLK2 periods before the deactivation of BUSY#. Figure 3.8 shows also that STEN is activated at the beginning of a bus cycle.

## 3.4.4 BUSY# AND PEREQ TIMING RELATIONSHIP

Figure 3.8 shows the activation of BUSY# at the beginning of instruction execution and its deactiva-



Cycle 1–Cycle 4 represent the operand transfer cycle for an instruction involving a transfer of two 32-bit loads in total. The opcode write cycles and other overhead are not shown.

Note that the next cycle will be a pipelined cycle if both READY# and ADS# are sampled active at the end of a T<sub>RS</sub> state of the current cycle.

Figure 3.6. Fastest Transitions to and from Pipelined Cycles






Figure 3.7. Pipelined Cycles with Wait States




Figure 3.8. STEN, BUSY # and PEREQ Timing Relationship



#### 4.0 ELECTRICAL DATA

#### 4.1 Absolute Maximum Ratings\*

Case Temperature T<sub>C</sub>
Under Bias .......-65°C to +110°C
Storage Temperature ....-65°C to +150°C
Voltage on Any Pin with

Respect to Ground ...... -0.5 to  $V_{CC} + 0.5V$ Power Dissipation ..... 1.5W NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### 4.2 DC Characteristics

Table 4.1. DC Specifications  $T_C = 0^{\circ}$  to 85°C,  $V_{CC} = 5V \pm 5\%$ 

Symbol	Parameter	Min	Max	Units	<b>Test Conditions</b>
VIL	Input LO Voltage	-0.3	+0.8	V	(Note 1)
VIH	Input HI Voltage	2.0	V <sub>CC</sub> + 0.3	٧	(Note 1)
VCL	CPUCLK2 Input LO Voltage	-0.3	+0.8	V	
VCH	CPUCLK2 Input HI Voltage	3.7	V <sub>CC</sub> + 0.3	V	
VOL	Output LO Voltage		0.45	V	(Note 2)
VOH	Output HI Voltage	2.4		٧	(Note 3)
lcc	Supply Current	Brasin	paratic hom ROM a	of of ather	Curles Issheden commen
	NUMCLK2 = 32 MHz <sup>(4)</sup>		160	mA	I <sub>CC</sub> typ. = 95 mA
	NUMCLK2 = 40 MHz(4)	i Cycles w	180	mA	I <sub>CC</sub> typ. = 105 mA
	NUMCLK2 = 50 MHz(4)		210	mA	I <sub>CC</sub> typ. = 125 mA
	NUMCLK2 = 66.6 MHz(4)		250	mA	I <sub>CC</sub> typ. = 150 mA
ILI	Input Leakage Current		±15	μΑ	0V \le VIN \le VCC
ILO	I/O Leakage Current	nnn	±15	μΑ	$0.45V \leq V_O \leq V_{CO}$
CIN	Input Capacitance	HILL	10	pF	fc = 1 MHz
Co	I/O or Output Capacitance	J. A. S.	12	pF	fc = 1 MHz
CCLK	Clock Capacitance	V JA NO	15	pF	fc = 1 MHz

#### NOTES:

1. This parameter is for all inputs, including NUMCLK2 but excluding CPUCLK2.

 This parameter is measured at I<sub>OL</sub> as follows: data = 4.0 mA

READYO# = 2.5 mA

ERROR#, BUSY#, PEREQ = 2.5 mA

 This parameter is measured at I<sub>OH</sub> as follows: data = 1.0 mA

READYO# = 0.6 mA

ERROR#, BUSY#, PEREQ = 0.6 mA

 I<sub>CC</sub> is measured at steady state, maximum capacitive loading on the outputs, CPUCLK2 at the same frequency as NUMCLK2.



#### 4.3 AC Characteristics

Table 4.2a. i387 DX/i386 DX Interface and Execution Frequencies

i386 DX System	i387 DX 16-33 Execution Frequency (MHz)					
Frequency (MHz)	Min	Max				
16 MHz	10.0 MHz	22.4 MHz				
20 MHz	12.5 MHz	28.0 MHz				
25 MHz	15.6 MHz	33.0 MHz				
33 MHz	20.6 MHz	33.0 MHz				

#### NOTE:

The external clock frequencies for the i387 DX and i386 DX are equal to twice the interface and execution frequencies show above.

Table 4.2b. Timing Requirements of the Execution Unit  $T_C = 0$ °C to +85°C,  $V_{CC} = 5V \pm 5\%$ 

Pin Symbo	Combal	Danamatan	16 MHz	-33 MHz	Test	Figure	
	Symbol	Parameter	Min (ns)	Max (ns)	Conditions	Reference	
NUMCLK2	t1	Period	15	125	2.0V	4.1	
NUMCLK2	t2a	High Time	6.25		2.0V	284	
NUMCLK2	t2b	High Time	4.5	om I guise	3.7V	a Kali	
NUMCLK2	t3a	Low Time	6.25	smiT bloi-	2.0V		
NUMCLK2	t3b	Low Time	4.5	Setup Time	0.8V	MITTER	
NUMCLK2	t4	Fall Time		6	3.7V to 0.8V	ESETIN	
NUMCLK2	t5	Rise Time		6	0.8V to 2.7V		

## Table 4.2c. Timing Requirements of the Bus Interface Unit $\rm T_C=0^{\circ}C$ to $+85^{\circ}\rm C,\,V_{CC}=5V~\pm5\%$

(All measurements made at 1.5V and 50 pF unless otherwise specified

Die	Cumbal	Dougrants	16 MHz	-33 MHz	Test	Figure
Pin	Symbol	Parameter	Min (ns)	Max (ns)	Conditions	Reference
CPUCLK2	t1	Period	15	125	2.0V	4.1
CPUCLK2	t2a	High Time	6.25		2.0V	
CPUCLK2	t2b	High Time	4.5		3.7V	
CPUCLK2	t3a	Low Time	6.25		2.0V	
CPUCLK2	t3b	Low Time	4.5		0.8V	
CPUCLK2	t4	Fall Time		6	3.7V to 0.8V	
CPUCLK2	t5	Rise Time		6	0.8V to 3.7V	
NUMCLK2/ CPUCLK2		Ratio	10/16	14/10		
READYO#	t7	Out Delay	4	17		4.2
READYO#(1)	t7	Out Delay	4	15	$C_1 = 25  pF$	Street Value bringer
PEREQ	t7	Out Delay	4	25		
BUSY#	t7	Out Delay	4	21		310
BUSY#(1)	t7	Out Delay	4	19	$C_1 = 25 pF$	the duting sit
ERROR#	t7	Out Delay	4	25		, milital
D31-D0	t8	Out Delay	0	37	pical Guiput Val	4.3
D31-D0	t10	Setup Time	8	wasiegms? g	at diax Operain	sonshores
D31-D0	t11	Hold Time	8			
D31-D0(2)	t12	Float Time	3	19		



Table 4.2c. Timing Requirements of the Bus Interface Unit (Continued)  $T_C=0^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC}=5V~\pm5\%$ 

(All measurements made at 1.5V and 50 pF unless otherwise specified)

Di-	0	D.	16 MHz	-33 MHz	Test	Figure	
Pin	Symbol	Parameter	Min (ns)	Max (ns)	Conditions	Reference	
PEREQ(2) BUSY#(2) ERROR#(2) READYO#(2)	t13 t13 t13 t13	Float Time Float Time Float Time Float Time	SHM ST	30 30 30 30		4.5	
ADS# ADS# W/R# W/R#	t14 t15 t14 t15	Setup Time Hold Time Setup Time Hold Time	13 4 13 4	spent stock temes	ESTOM for edit is upo	4.3	
READY# READY# CMDO#	t16 t17 t16	Setup Time Hold Time Setup Time	7 4 13	Sb. Timing IB	VoldaT		
CMDO# NPS1# NPS2	t17 t16	Hold Time Setup Time	13	- twtomero		Pin	
NPS1# NPS2 STEN STEN	t17 t16 t17	Hold Time Setup Time Hold Time	13 2	Period Righ Time Righ Time low Time		NUMOLICE NUMOLICE NUMOLICE	
RESETIN RESETIN	t18 t19	Setup Time Hold Time	5 3	emil wo	des .	4.4	

#### NOTES:

1. Not tested at 25 pF.

2. Float delay is not tested. Float condition occurs when maximum output current becomes less than ILO in magnitude.




Figure 4.0a. Typical Output Valid Delay vs Load Capacitance at Max Operating Temperature




Figure 4.0b. Typical Output Rise Time vs Load Capacitance at Max Operating Temperature






Figure 4.1. CPUCLK2/NUMCLK2 Waveform and Measurement Points for Input/Output A.C. Specifications




Figure 4.2. Output Signals






Figure 4.3. Input and I/O Signals




Figure 4.4. RESET Signal




Figure 4.5. Float from STEN



**Table 4.3. Other Parameters** 

Pin	Symbol	Parameter	Min	Max	Units
RESETIN	t30	Duration	40		NUMCLK2
RESETIN	t31	RESETIN Inactive to 1st Opcode Write	50		NUMCLK2
BUSY#	t32	Duration	6		CPUCLK2
BUSY#, ERROR#	t33	ERROR# (In) Active to BUSY# Inactive	6		CPUCLK2
PEREQ, ERROR#	t34	PEREQ Inactive to ERROR# Active	6		CPUCLK2
READY#, BUSY#	t35	READY# Active to BUSY# Active	4	4	CPUCLK2
READY#	t36	Minimum Time from Opcode Write to Opcode/Operand Write	6		CPUCLK2
READY#	t37	Minimum Time from Operand Write to Operand Write	8	einl B	CPUCLK2




Figure 4.6. Other Parameters



				Ins	tructio	n					tional
	nti Ks	First E	Byte		19100	\$361V	Secon	d Byte	Shunda	Fi	elds
1	11011	OF	PA	1	M	OD	1	ОРВ	R/M	SIB	DISP
2	11011	М	F	OPA	M	OD	M. KILL	ОРВ	R/M	SIB	DISP
3	11011	d	Р	OPA	1	1		ОРВ	ST(i)		# YEUB
4	11011	0	0	1 4 1	1	1	1	C	)P	ROBBE	
5	11011	0	1	9774	1	1	1	C	)P	SHORH:	
	15-11	10	9	8	7	6	5	4 3	2 1 0	4YSUB,	

#### 5.0 Intel387™ DX MCP EXTENSIONS TO THE Intel386™ DX CPU INSTRUCTION SET

Instructions for the Intel387 DX MCP assume one of the five forms shown in the following table. In all cases, instructions are at least two bytes long and begin with the bit pattern 11011B, which identifies the ESCAPE class of instruction. Instructions that refer to memory operands specify addresses using the Intel386 DX CPU addressing modes.

OP = Instruction opcode, possible split into two fields OPA and OPB

MF = Memory Format

00-32-bit real

01—32-bit integer

10-64-bit real

11—16-bit integer

P = Pop

0—Do not pop stack

1-Pop stack after operation

ESC = 11011

d = Destination

0-Destination is ST(0)

1—Destination is ST(i)

R XOR d = 0—Destination (op) Source R XOR d = 1—Source (op) Destination ST(i) = Register stack element i
000 = Stack top

001 = Second stack element

.

111 = Eighth stack element

MOD (Mode field) and R/M (Register/Memory specifier) have the same interpretation as the corresponding fields of the Intel386 DX Microprocessor instructions (refer to Intel386TM DX Microprocessor Programmer's Reference Manual).

SIB (Scale Index Base) byte and DISP (displacement) are optionally present in instructions that have MOD and R/M fields. Their presence depends on the values of MOD and R/M, as for Intel386 DX Microprocessor instructions.

The instruction summaries that follow assume that the instruction has been prefetched, decoded, and is ready for execution; that bus cycles do not require wait states; that there are no local bus HOLD request delaying processor access to the bus; and that no exceptions are detected during instruction execution. If the instruction has MOD and R/M fields that call for both base and index registers, add one clock.



#### Intel387™ DX MCP Extensions to the Intel386™ DX CPU Instruction Set

The state of the s		Encoding			Clock Cou		
Instruction	Byte	Byte 1	Optional Bytes 2-6	32-Bit Real	32-Bit Integer	64-Bit Real	16-Bit Integer
DATA TRANSFER	F 2-2 (41)						
FLD = Loada					Dried Charles	milgodi G	DISTANC
Integer/real memory to ST(0)	ESC MF 1	MOD 000 R/M	SIB/DISP	9-18	26-42	16-23	42-53
Long integer memory to ST(0)	ESC 111	MOD 101 R/M	SIB/DISP		26-		
Extended real memory to ST(0)	ESC 011	MOD 101 R/M	SIB/DISP		12-		
BCD memory to ST(0)	ESC 111	MOD 100 R/M	SIB/DISP		45-		
ST(i) to ST(0)	ESC 001	11000 ST(i)			7-1	2	
FST = Store							
ST(0) to integer/real memory	ESC MF 1	MOD 010 R/M	SIB/DISP	25-43	57-76	32-44	58-76
ST(0) to ST(i)	ESC 101	11010 ST(i)			7-1	1 (0)	
FSTP = Store and Pop							
ST(0) to integer/real memory	ESC MF 1	MOD 011 R/M	SIB/DISP	25-43	57-76	32-44	58-76
ST(0) to long integer memory	ESC 111	MOD 111 R/M	SIB/DISP		60-	82	
ST(0) to extended real	ESC 011	MOD 111 R/M	SIB/DISP		46-	52	
ST(0) to BCD memory	ESC 111	MOD 110 R/M	SIB/DISP		112-	190	
ST(0) to ST(i)	ESC 101	11011 ST (i)	N I O PIM SEL		7-1	1	
FXCH = Exchange		MOST COSTA					
ST(i) and ST(0)	ESC 001	11001 ST(i)			10-	17	
COMPARISON	re . T. Palchan	2 1 14/11/2019					
FCOM = Compare							
Integer/real memory to ST(0)	ESC MF 0	MOD 010 R/M	SIB/DISP	13-25	34-52	14-27	39-62
ST(i) to ST(0)	ESC 000	11010 ST(i)	rio cea		13-	21	
FCOMP = Compare and pop							
Integer/real memory to ST	ESC MF 0	MOD 011 R/M	SIB/DISP	13-25	34-52	14-27	39-62
ST(i) to ST(0)	ESC 000	11011 ST(i)			13-	21	
FCOMPP = Compare and pop twice		F BOST ROOM					
ST(1) to ST(0)	ESC 110	1101 1001			13-		
FTST = Test ST(0)	ESC 001	1110 0100			17-	25	
FUCOM = Unordered compare	ESC 101	11100 ST(i)		Valence of	13-		
FUCOMP = Unordered compare	300 3000	THE PART OF					
and pop	ESC 101	11101 ST(i)		Scottage .	13-	21	
FUCOMPP = Unordered compare							
and pop twice	ESC 010	1110 1001			13-	21	
FXAM = Examine ST(0)	ESC 001	11100101			24-	37	
CONSTANTS				w 5 nad			
FLDZ = Load + 0.0 into ST(0)	ESC 001	1110 1110		H H REAL	10-	17	
FLD1 = Load + 1.0 into ST(0)	ESC 001	1110 1000		40-54, 49	15-		
FLDPI = Load pi into ST(0)	ESC 001	1110 1011			26-	36	
FLDL2T = Load log <sub>2</sub> (10) into ST(0)	ESC 001	1110 1001		nen d le			
						F 1 (0)	ris as Pa

Shaded areas indicate instructions not available in 8087/80287.

#### NOTE:

a. When loading single- or double-precision zero from memory, add 5 clocks.



#### Intel387TM DX MCP Extensions to the Intel386TM DX CPU Instruction Set (Continued)

Barrier Habby Mocket		Encoding	Clock Count Range				
Instruction	Byte 0	Byte 1	Optional Bytes 2-6	32-Bit Real	32-Bit Integer	64-Bit Real	16-Bit Integer
CONSTANTS (Continued)							
FLDL2E = Load log <sub>2</sub> (e) into ST(0)	ESC 001	1110 1010			26-	-36	
FLDLG2 = Load log <sub>10</sub> (2) into ST(0)	ESC 001	1110 1100			25-	-35	
FLDLN2 = Load log <sub>e</sub> (2) into ST(0)	ESC 001	1110 1101			26-	-38	
ARITHMETIC FADD = Add							
Integer/real memory with ST(0)	ESC MF 0	MOD 000 R/M	SIB/DISP	12-29	34-56	15-34	38-64
ST(i) and ST(0)	ESC d P 0	11000 ST(i)			12-	26b	
FSUB = Subtract							
Integer/real memory with ST(0)	ESC MF 0	MOD 10 R R/M	SIB/DISP	12-29	34-56	15-34	38-64c
ST(i) and ST(0)	ESC d P 0	1110 R R/M			12-	26 <sup>d</sup>	
FMUL = Multiply							
Integer/real memory with ST(0)	ESC MF 0	MOD 001 R/M	SIB/DISP	19-32	43-71	23-53	46-74
ST(i) and ST(0)	ESC d P 0	1100 1 R/M			17-	.50e	
FDIV = Divide							
Integer/real memory with ST(0)	ESC MF 0	MOD 11 R R/M	SIB/DISP	77-85	101-114f	81-91	105-124
ST(i) and ST(0)	ESC d P 0	1111 R R/M			77-	80h	
FSQRTI = Square root	ESC 001	1111 1010			97-	111	
FSCALE = Scale ST(0) by ST(1)	ESC 001	1111 1101			44-	-82	
FPREM = Partial remainder	ESC 001	1111 1000			56-	140	
FPREM1 = Partial remainder (IEEE)	ESC 001	1111 0101			81-	168	
FRNDINT = Round ST(0) to integer	ESC 001	1111 1100			41-	-62	
FXTRACT = Extract components		00,04744		FILE			
of ST(0)	ESC 001	1111 0100			42-	-63	
FABS = Absolute value of ST(0)	ESC 001	1110 0001			14-	-21	
FCHS = Change sign of ST(0)	ESC 001	1110 0000		TOBS	17-	-24	

Shaded areas indicate instructions not available in 8087/80287.

#### NOTES:

- b. Add 3 clocks to the range when d = 1. c. Add 1 clock to **each** range when R = 1.
- d. Add 3 clocks to the range when d = 0. e. typical = 52 (When d = 0, 46-54, typical = 49).
- f. Add 1 clock to the range when R = 1. g. 135-141 when R = 1.
- h. Add 3 clocks to the range when d = 1.
- i.  $-0 \le ST(0) \le +\infty$ .



#### Intel387™ DX MCP Extensions to the Intel386™ DX CPU Instruction Set (Continued)

		Encoding		
Instruction	Byte 0	Byte 1	Optional Bytes 2-6	Clock Count Range
TRANSCENDENTAL			ITA9MQ:	
FCOSk = Cosine of ST(0)	ESC 001	1111 1111		122-680
FPTANk = Partial tangent of ST(0)	ESC 001	1111 0010		162-430i
FPATAN = Partial arctangent	ESC 001	1111 0011		250-420
FSINk = Sine of ST(0)	ESC 001	1111 1110		121-680
FSINCOSk = Sine and cosine of ST(0)	ESC 001	1111 1011	shorth of the	150-650
$F2XM1^{I} = 2ST(0) - 1$	ESC 001	1111 0000	SECURIOR NO.	167-410
$FYL2X^m = ST(1) * log_2(ST(0))$	ESC 001	1111 0001	isnituos gnithren	99-436
FYL2XP1 <sup>n</sup> = ST(1) * log <sub>2</sub> (ST(0) + 1.0) PROCESSOR CONTROL	ESC 001	1111 1001		210-447
FINIT = Initialize MCP	ESC 011	1110 0011	ACP, and on	33
FSTSW AX = Store status word	ESC 111	1110 0000	an amergora (a	08\6308 wor13 niworla a
FLDCW = Load control word	ESC 001	MOD 101 R/M	SIB/DISP	19
FSTCW = Store control word	ESC 101	MOD 111 R/M	SIB/DISP	15
FSTSW = Store status word	ESC 101	MOD 111 R/M	SIB/DISP	in na ripuciri 15, sq ton as
FCLEX = Clear exceptions	ESC 011	1110 0010	ardiona, any inte	SV IAT Signal doss). The
FSTENV = Store environment	ESC 001	MOD 110 R/M	SIB/DISP	103-104
FLDENV = Load environment	ESC 001	MOD 100 R/M	SIB/DISP	71
FSAVE = Save state	ESC 101	MOD 110 R/M	SIB/DISP	375-376
FRSTOR = Restore state	ESC 101	MOD 100 R/M	SIB/DISP	308
FINCSTP = Increment stack pointer	ESC 001	1111 0111	catte the notion	thin act ,me 21 a noticut
FDECSTP = Decrement stack pointer	ESC 001	1111 0110	ometalent 38	22
FFREE = Free ST(i)	ESC 101	1100 0 ST(i)	no batase is	ed ven 18 anothuri
FNOP = No operations	ESC 001	1101 0000	exce the exce	designo al 11 12 8508 1889

Shaded areas indicate instructions not available in 8087/80287.

#### NOTES

j. These timings hold for operands in the range  $|x| < \pi/4$ . For operands not in this range, up to 76 additional clocks may be needed to reduce the operand.

k.  $0 \le |ST(0)| < 263$ .

 $1. -1.0 \le ST(0) \le 1.0.$ 

 $m. 0 \le ST(0) < \infty, -\infty < ST(1) < +\infty.$ 

 $|ST(0)| < (2 - SQRT(2))/2, -\infty < ST(1) < +\infty.$ 



## APPENDIX A COMPATIBILITY BETWEEN THE 80287 AND THE 8087

The 80286/80287 operating in Real-Address mode will execute 8086/8087 programs without major modification. However, because of differences in the handling of numeric exceptions by the 80287 MCP and the 8087 MCP, exception-handling routines *may* need to be changed.

This appendix summarizes the differences between the 80287 MCP and the 8087 MCP, and provides details showing how 8086/8087 programs can be ported to the 80286/80287.

- The MCP signals exceptions through a dedicated ERROR# line to the 80286. The MCP error signal does not pass through an interrupt controller (the 8087 INT signal does). Therefore, any interruptcontroller-oriented instructions in numeric exception handlers for the 8086/8087 should be deleted.
- 2. The 8087 instructions FENI/FNENI and FDISI/FNDISI perform no useful function in the 80287. If the 80287 encounters one of these opcodes in its instruction stream, the instruction will effectively be ignored—none of the 80287 internal states will be updated. While 8086/8087 containing these instructions may be executed on the 80286/80287, it is unlikely that the exception-handling routines containing these instructions will be completely portable to the 80287.
- Interrupt vector 16 must point to the numeric exception handling routine.
- 4. The ESC instruction address saved in the 80287 includes any leading prefixes before the ESC opcode. The corresponding address saved in the 8087 does not include leading prefixes.
- In Protected-Address mode, the format of the 80287's saved instruction and address pointers is different than for the 8087. The instruction opcode is not saved in Protected mode—exception handlers will have to retrieve the opcode from memory if needed.
- 6. Interrupt 7 will occur in the 80286 when executing ESC instructions with either TS (task switched) or EM (emulation) of the 80286 MSW set (TS = 1 or EM = 1). If TS is set, then a WAIT instruction will also cause interrupt 7. An exception handler should be included in 80286/80287 code to handle these situations.

- 7. Interrupt 9 will occur if the second or subsequent words of a floating-point operand fall outside a segment's size. Interrupt 13 will occur if the starting address of a numeric operand falls outside a segment's size. An exception handler should be included in 80286/80287 code to report these programming errors.
- 8. Except for the processor control instructions, all of the 80287 numeric instructions are automatically synchronized by the 80286 CPU—the 80286 automatically tests the BUSY# line from the 80287 to ensure that the 80287 has completed its previous instruction before executing the next ESC instruction. No explicit WAIT instructions are required to assure this synchronization. For the 8087 used with 8086 and 8088 processors, explicit WAITs are required before each numeric instruction to ensure synchronization. Although 8086/8087 programs having explicit WAIT instructions will execute perfectly on the 80286/80287 without reassembly, these WAIT instructions are unnecessary.
- 9. Since the 80287 does not require WAIT instructions before each numeric instruction, the ASM286 assembler does not automatically generate these WAIT instructions. The ASM86 assembler, however, automatically precedes every ESC instruction with a WAIT instruction. Although numeric routines generated using the ASM86 assembler will generally execute correctly on the 80286/80287, reassembly using ASM286 may result in a more compact code image.

The processor control instructions for the 80287 may be coded using either a WAIT or No-WAIT form of mnemonic. The WAIT forms of these instructions cause ASM286 to precede the ESC instruction with a CPU WAIT instruction, in the identical manner as does ASM86.

#### **DATA SHEET REVISION REVIEW**

The following list represents the key differences between this and the -003 versions of the Intel387™ Math Coprocessor Data Sheet. Please review this summary carefully.

- 1. Corrected typographical errors.
- Corrected clock ratio "PIN" name on Table 4.2c to NUMCLK/CPUCLK.

# 33 MHz 386 System Design Considerations

SHAHZAD BAQAI KIYOSHI NISHIDE

December 1992

## 33 MHz 386 SYSTEM DESIGN CONSIDERATIONS

<b>CONTENTS</b> PA	AGE CONTENTS PAGE
1.0 INTRODUCTION 1	-205 <b>3.0 DESIGN EXAMPLE</b> 1-220
2.0 HIGH SPEED SYSTEM DESIGN CONSIDERATIONS       1         2.1 Overview of High Speed Effects       1         2.2 Transmission Line Effects       1         2.3 Reflection       1         2.4 Cross Talk       1         2.5 Skew       1         2.6 D.C. Loading       1         2.7 A.C. (Capacitive) Loading       1         2.8 Derating Curve       1         2.9 High Speed Clock Circuits       1	3.2 CPU Subsystem 1-220 -207 3.3 DRAM Subsystem 1-220 -210 3.4 Cache Subsystem 1-222 -211 3.5 I/O-EPROM Subsystem 1-228 -216 APPENDIX A -216 Schematics 1-232 -217 APPENDIX B -217 State Diagrams and Palcodes 1-243 -217 APPENDIX C
	APPENDIX D Timing Equations
	APPENDIX E References



#### RELATED DOCUMENTATION

This Application Note should be used in conjunction with the 386 DX microprocessor Data Sheet (Order Number 231630-011) and the 386 DX Hardware Reference Manual (Order Number 231732-004). A list of related references is provided in the appendix for getting more information on high speed design issues.

#### SECTION I. INTRODUCTION

The 386 DX Microprocessor is an advanced 32-bit microprocessor designed using Intel's CHMOS IV process for applications which require very high performance. It is optimized for multitasking operating systems. The 32-bit register and data paths support 32-bit address and data types allowing up to four gigabytes of physical memory and 64 terabytes of virtual memory to be addressed. The integrated memory management and protection architecture includes address translation registers, advanced multitasking hardware and a protection mechanism to support operating systems. In addition, the 386 DX microprocessor allows the simultaneous running of DOS with other operating systems.

Instruction pipelining, on chip address translation and high bus bandwidth ensure short average instruction execution times and high system throughput. To facilitate high performance system hardware designs, the 386 DX microprocessor bus interface offers address pipelining, dynamic data bus sizing and direct byte enable signals for each byte of the data bus.

This Application Note is intended to show how to complete a successful design of a 'Core' system using the 386 DX-33, the 33 MHz clock version. A Core system is a minimum system configuration, in this case comprising the CPU, the 82385 32-bit Cache controller, Dynamic and Static RAM and an I/O mechanism with which to communicate with the CPU.

The Application Note examines the design techniques necessary when executing a design at this frequency. Many of the methods used at lower frequencies, such as 16 MHz and 20 MHz, are no longer valid at this higher frequency. Phenomena, whose effects are negligible at the lower frequencies, must be taken into account in the design. The physical positioning of components relative to each other plays a significant part in the success of the design, since transmission line effects (reflection, radiation) are no longer negligible.






Figure 1-1. Functional Signal Groups




Figure 1-2. CLK2 Signal and Internal Processor Clock



### SECTION II. HIGH SPEED SYSTEM DESIGN CONSIDERATIONS

#### 2.1 Overview Of High Speed Effects

This section is included as a brief overview of general issues that are applicable to both higher and lower frequencies of circuit design.

The CHMOS IV 386 DX CPU differs from previous HMOS microprocessors in that its power dissipation is primarily capacitive; there is almost no DC power dissipation. Power dissipation depends mostly on frequency. This fact is used in designs where power consumption is critical.

Power dissipation can be distinguished as either internal (logic) power or I/O (bus) power. Internal power varies with operating frequency and to some extent with wait states and software. Internal power increases with supply voltage also. Process variations in manufacturing affect internal power, although to a lesser extent than with NMOS processes.

I/O power, which accounts for roughly one-fifth of the total power dissipation, varies with frequency and voltage. It also depends on capacitive bus load. Capacitive bus loadings for all output pins are specified in the 386 DX CPU data sheet. The 386 DX CPU output valid delays will increase if these loadings are exceeded. The addressing pattern of the software can affect I/O power by changing the effective frequency at the address pins. The variation in frequency at the data pins tends to be smaller; thus varying data patterns should not cause a significant change in power dissipation.

#### **POWER AND GROUND PLANES**

Power and ground planes must be used in 386 DX CPU systems to minimize noise. Power and ground lines have inherent inductance and capacitance, therefore an impedance  $z=(L/C)^{*1}/_2$ . The total characteristic impedance for the power supply can be reduced by adding more lines. This effect is illustrated in 2.1 which shows that two lines in parallel have half the impedance of one. To reduce the impedance even further, the user should add more lines. In the limit, an infinite number of parallel lines, or a plane, results in the lowest impedance. Planes also provide the best distribution of power and ground.




Figure 2-1. Reducing Characteristic Impedance

The 386 DX CPU has 20  $V_{\rm CC}$  pins and 21  $V_{\rm SS}$  (ground) pins. All power and ground pins must be connected to a plane. Ideally, the 386 DX CPU is located at the center of the board, to take full advantage of these planes. Although the 386 DX CPU generally demands less power than the 80286, the possibility of power surges is increased due to higher frequency and pin count. Peak-to-peak noise on  $V_{\rm CC}$  relative to  $V_{\rm SS}$  should be maintained at no more than 400 mV, and preferably to no more than 200 mV.

#### **DECOUPLING CAPACITORS**

The switching activity of one device can propagate to other devices through the power suppIy. For example, in the TTL NAND gate of Figure 2.2, both Q3 and Q4 transistors are on for a short time when the output is switching. This increased load causes a negative spike on  $V_{CC}$  and a positive spike on ground.






Figure 2-2. Circuit without Decoupling

In synchronous systems in which many gates switch simultaneously, the result is significant noise on the power and ground lines.

Decoupling capacitors placed across the device between Vcc and ground reduce Voltage spikes by supplying the extra current needed during switching. These capacitors should be placed close to their devices because the inductance or connection lines negates their effect.

When selecting decoupling capacitors, the user should provide 0.01 microfarads for each device and 0.1 microfarads for every 20 gates. Radio-frequency capacitors must be used; they should be distributed evenly over the board to be most effective. In addition, the board should be decoupled from the external supply line with a 2.2 microfarad capacitor.

Chip capacitors (surface-mount) are preferable because they exhibit lower inductance and require less total board space. They should be connected as in Figure 2.3. Leaded capacitors can also be used if the leads are kept as short as possible. Six leaded capacitors are required to match the effectiveness of one chip capacitor, but because only a limited number can fit around the 386 DX, the configuration in Figure 2.4 results.




Figure 2-3. Decoupling Chip Capacitors




Figure 2-4. Decoupling Leaded Capacitors



#### HIGH FREQUENCY DESIGN CONSIDERATIONS

At high signal frequencies, the transmission line properties of signal paths in a circuit must be considered. Reflections, interference, and noise become significant in comparison to the high-frequency signals. They can cause false signal transitions, data errors, and input voltage level violations. These errors can be transient and therefore difficult to debug. In this section, some high-frequency design issues are discussed. Their effects and ways to minimize will be introduced in the next section.

#### REFLECTION AND LINE TERMINATION

Input voltage level violations are usually due to voltage spikes that raise input voltage levels above the maximum limit (overshoot) and below the minimum limit (undershoot). These voltage levels can cause excess current on input gates that results in permanent damage to the device. Even if no damage occurs, most devices are not guaranteed to function as specified if input voltage levels are exceeded.

Signal lines are terminated to minimize signal reflections and prevent overshoot and undershoot. If the round-trip signal path delay is greater than the rise time or fall time of the signal, terminate the line. If the line is not terminated, the signal reaches its high or low level before reflections have time to dissipate, and overshoot and undershoot occur. There are a few termination techniques that are used in different applications, these will be discussed in the next section.

#### INTERFERENCE

Interference is the result of electrical activity in one conductor causing transient voltages to appear in another conductor. It increases with frequency and closeness of the two conductors.

There are two types of interference to consider in high frequency circuits: electromagnetic interference (EMI) and electrostatic interference (ESI).

EMI (also called crosstalk) is caused by the magnetic field that exists around any current carrying conductor. The magnetic flux from one conductor can induce current in another conductor, resulting in transient voltage. Several precautions can minimize EMI.

Running a ground line between two adjacent lines wherever they traverse a long section of the circuit board. The ground line should be grounded at both ends.

Running ground line between the lines of an address bus or a data bus if either of the following conditions exist

- The bus is on an external layer of the board.
- The bus is on an internal layer but not sandwiched between power and ground planes that are at most 10 mils away.

Avoiding closed loops in signal paths (see Figure 2.5). Closed loops cause excessive current and create inductive noise, especially in the circuitry enclosed by a loop.




Figure 2-5. Avoid Closed-Loop Signal Paths

ESI is caused by the capacitive coupling of two adjacent conductors. The conductors act as the plates of a capacitor; a charge built up on one induces the opposite charge on the other.

The following steps reduce ESI:

Separating signal lines so that capacitive coupling becomes negligible.

Running a ground line between two lines to cancel the electrostatic fields.

#### LATCHUP

Latchup is a condition in a CMOS circuit in which  $V_{CC}$  becomes shorted to Vss. Intel's CHMOS IV process is immune to latchup under normal operating conditions. Latchup can be triggered when the voltage limits on I/O pins are exceeded, causing internal PN junctions to become forward biased. The following guidelines help prevent latchup:

Observing the maximum rating for input voltage on I/O pins.

Never applying power to an 386 DX CPU pin or a device connected to an 386 DX CPU pin before applying power to the 386 DX CPU itself.

Preventing overshoot and undershoot on I/O pins by adding line termination and by designing to reduce noise and reflection on signal lines.



#### THERMAL CHARACTERISTICS

The thermal specification for the 386 DX CPU defines the maximum case temperature. This section describes how to ensure that an 386 DX CPU system meets this specification.

Thermal specifications for the 386 DX CPU are designed to guarantee a tolerable temperature at the surface of the 386 DX CPU chip. This temperature (called the junction temperature) can be determined from external measurements using the known thermal characteristics of the package. Two equations for calculating junction temperature are as follows:

$$T_i = T_a + (@j_a * PD)$$
 and

$$T_i = T_c + (@j_c * PD)$$

where:

 $T_i = Junction Temperature$ 

@ja = Junction to ambient temperature coeff.

 $T_c = Case Temperature$ 

T<sub>a</sub> = Ambient Temperature

@j<sub>c</sub> = Junction to Case

PD = Power Dissapation temperature coeff.

Case temperature calculations offer several advantages over ambient temperature calculations.

Case temperature is easier to measure accurately than ambient temperature because the measurement is localized to a single point (top center of the package).

The worst-case junction temperature  $(T_j)$  is lower when calculated with case temperature for the following reasons:

- The junction-to-case thermal coefficient (@j<sub>c</sub>) is lower than the junction-to-ambient thermal coefficient (@j<sub>a</sub>); therefore, calculated junction temperature varies less with power dissipation (PD).
- @j<sub>c</sub> is not affected by airflow in the system; @j<sub>a</sub> varies with air flow.

With the case-temperature specification, the designer can either set the ambient temperature or use fans to control case temperature. Finned heat sinks or conductive cooling may also be used in environments where the use of fans is precluded. To approximate the case temperature for various environments, the two equations above should be combined by setting the junction temperature equal for both, resulting in this equation:

$$T_a = T_c - ((@j_a - @j_c) * PD)$$

The current data sheet should be consulted to determine the values of @ja (for the system's air flow) and ambient temperature that will yield the desired case temperature. Whatever the conditions are, the case temperature is easy to verify.

#### 2.2 Transmission Line Effects

As a general rule, any interconnection is considered a transmission line when the time required for the signal to travel the length of the interconnection is greater than one-eighth of the signal rise time. (True K. M., "Reflection: Computations and Waveforms, The Interface Handbook", Fairchild Corp, Mountain View, CA, 1975, Ch. 3). As frequencies increase, designers must account for the negative effects associated with transmission lines. The section that follows will attempt to describe these effects and provide some suggestions for minimizing their negative effect on the system.

Before describing each effect, it is important to know how to characterize a trace on different types of transmision lines. This includes knowing the characteristic impedance of a trace,  $Z_0$ , and the propagation delay for a given trace,  $t_{pd}$ . These parameters will be used in determining what effects must be accounted for and to select component values used in minimizing the effects.

#### TRANSMISSION LINES TYPES

Although many types of transmission lines (conductors) exist, those most commonly used on the printed circuit boards are microstrip lines, strip lines, printed circuit traces, side-by-side conductors and flat conductors

#### MICRO STRIP LINES

The micro strip trace consists of a signal plane that is seperated from a ground plane by a dielectric as shown in Figure 2.6. G-10 fiber-glass epoxy, which is most common, has an  $e_r=5$  where  $e_r$  is the dielectric constant of the insulation. Let:

w = the width of the signal line (inches)

t = the thickness of copper

h = the height of dielectric for controlled impedance (inches)

The characteristic impedance  $Z_{o}$ , is a function of dielectric constant and the geometry of the board. This is given by:

$$Z_0 = (87/(e_r + 1.41))^{1/2} \ln (5.98/0.8 w + t) \Omega$$

where  $e_r$  is the relative dielectric constant of the board material.

The propagation delay (t<sub>pd</sub>) associated with the trace is a function of the dielectric only.

$$t_{pd} = 1.017 (0.475e_r + 0.67) \frac{1}{2} \text{ ns/ft}$$

#### STRIP LINES

A strip line is a strip conductor centered in a dielectric medium between two voltage planes. The characteristic impedance is given by:

$$Z_0 = 60/(e_r)^{1/2} \ln (5.98b/(0.8W + t)) \Omega$$

where b = distance between the planes for the controlled impedance as shown in Figure 2.10

The propagation delay is given by:

$$t_{pd} = 1.017 (e_r) \frac{1}{2} \text{ ns/ft}$$

Typical values of the characteristic impedance and propagation delay of these types of lines are:

$$Z_{O} = 50\Omega$$
  
 $t_{pd} = 2 \text{ ns/ft (or 6 in/ns)}$ 

#### 2.3 Reflection

The first effect is reflection. As the name indicates it is the reflection of a signal as it propagates down the trace. The reflection results from a mismatch in impedance. The impedance of a transmission line is a function of the geometry of the line, its distance from the ground plane, and the loads long the line. Any discontinuity in the impedance will cause reflections.




Figure 2-6. Micro Strip Lines




Figure 2-7. Strip Lines

1



Impedance mismatch occurs between the transmission line characteristic impedance and the input or output impedance of the devices that are connected to the line. The result is that the signals are reflected back and forth on the line. These reflections can attentuate or reinforce the signal depending upon the phase relationships. The results of these reflections include overshoot, undershoot, ringing and other undesirable effects.

At lower edge rates, the effects of these reflections are not severe. However at higher rates, the rise time of the signal is short with respect to the propagation delay. Thus it can cause problems as shown in Figure 2-8.

Overshoot occurs when the voltage level exceeds the maximum (upper) limit of the output voltage, while undershoot occurs when the level passes below the minimum (lower) limit. These conditions can cause excess current on the input gates which results in permanent damage to the device.

The amount of reflection voltage can be easily calculated. Figure 2-9 shows a system exhibiting reflections.

The magnitude of a reflection is usually represented in terms of a reflection coefficient. This is illustrated in the following equations:

$$\begin{split} T &= v_r/v_i = \text{Reflected voltage/Incident voltage} \\ T_{load} &= (Z_{load} - Z_O)/(Z_{load} + Z_O) \\ T_{source} &= (Z_{source} - Z_O)/(Z_{source} + Z_O) \end{split}$$

Reflections voltage  $V_r$  is given by  $V_i$ , the voltage incident at the point of the reflections, and the reflection coefficient.

The model transmission line can now be completed. In Figure 2-9, the voltage seen at point A is given by the following equation:

$$V_a = V_s * Z_O/(Z_O + Z_s)$$

This voltage  $V_a$  enters the transmission line at "A" and appears at "B" delayed by  $t_{pd}$ .




Figure 2-8. Overshoot and Undershoot Effects




Figure 2-9. Loaded Transmission Line

where x = distance along the transmission line from point "A" and H(t) is the unit step function. The waveform encounters the loads ZL, and this may cause reflection. The reflected wave enters the transmission line at "B" and appears at point "A" after time delay  $(t_{pd})$ :

$$V_{r1} = T_{load} * V_b$$

This phenomenon continues infinitely, but it is negligible after 3 or 4 reflections. Hence:

$$V_{r2} = T_{source} * V_{r1}$$

Each reflected waveform is treated as a seperate source that is independent of the reflection coefficient at that point and the incident waveform. Thus the waveform from any point and on the transmission line and at any given time is as follows:

$$\begin{array}{ll} V(x,t) &=& (Z_{\text{\scriptsize O}}/(Z_{\text{\scriptsize O}}+Z_{\text{\scriptsize S}})) \; \{V_{\text{\scriptsize S}}(t-(x/v))\; H(t-(x/v))\; + \\ & T_{\text{\scriptsize 1}} \left[V_{\text{\scriptsize S}}(t-((2L-x)/v)\; H(t-(t-((2L-x)/v)))]\; + \\ & T_{\text{\scriptsize 1}}T_{\text{\scriptsize S}} \left[V_{\text{\scriptsize S}}(t-((2L+x)/v)\; H(t-(t-((2L+x)/v)))]\; + \\ & T_{\text{\scriptsize 12}}T_{\text{\scriptsize S}} \left[V_{\text{\scriptsize S}}(t-((4L-x)/v)\; H(t-(t-((4L-x)/v))))]\; + \\ & T_{\text{\scriptsize 12}}T_{\text{\scriptsize S}}^2 \left[V_{\text{\scriptsize S}}(t-((4L+x)/v)\; H(t-(t-((4L+x)/v))))]\; + \\ & + \ldots \right\} \end{array}$$

Each reflection is added to the total voltage through the unit step function H(t). The above equation can be rewritten as follows:

$$\begin{array}{ll} V(x,t) &=& (Z_O/(Z_O+Z_s)) \; \{V_s(t-(t-t_{pd}x)\; H(t-t_{pd}x)\; + \\ & T_1 \; [V_s(t-t_{pd}(2L-x))\; H(t-t_{pd}(2L-x))] \; + \\ & T_1 T_s \; [V_s(t-t_{pd}(2L+x))\; H(t-t_{pd}(2L+x))] \; + \; \dots \} \end{array}$$

Impedance discontinuity problems are managed by imposing limits and control during the routing phase of the design. Design rules must be observed to control trace geometry, including specification of the trace width and spacing for each layer. This is very important because it ensures the traces are smooth and constant without sharp turns.

#### **HOW TO MINIMIZE**

There are several techniques which can be employed to further minimize the effects caused by an impedance mismatch during the layout process:

- 1. Impedance Matching
- 2. Daisy Chaining
- 3. Avoid 90° Corners
- 4. Minimize the Number of Vias

Impedance matching is the process of matching the impedance of the the source or load to the impedance of the trace. This matching is accomplished using a technique called termination. Termination makes the effective source or load impedance, seen by the trace, to be approximately equal to the characteristic impedance of the trace. Before terminating a line one must determine if termination is required. This is done by a simple calculation. If the propagation delay down a trace from source to destination is greater than or equal to onethird the signals rise time, termination is needed. (i. e.  $T_{pd} \ge \frac{1}{3} t_r$ ). The rise time is the 0%-100% rise time specified for the source. If this value is specified for 10%-90% or 20%-80%, it must be scaled by multiplying the specified value by 1.25 or 1.67, respectively. The propagation delay is caculated by multiplying the trace propagation delay, tpd, descibed earlier by the trace

Once it is determined that termination is needed, use the equation described earlier to calculate the trace's characteristic impedance. The specification sheets for the load can be consulted to determine the load impedance,  $Z_L$ . These values are needed to select the component values used to terminate.

The next chore is selecting the type of termination to use. In this section we will examine 4 different techniques and point out the advantages and disadvantages. Figure 2.10 shows the four types of termination and the corresponding component values.

Parallel termination, shown in Figure 2-10(a), is a good technique to maintain the waveform. The waveform at the load is a perfect image of the waveform at the source. In addition there is no added propagation delay associated with this technique. The disadvantage of this technique is that it requires a fair amount of additional power and it is not suggested for characteristic impedances of less than 100 ohms because of the large d.c. current required.

Thevenin termination, shown in Figure 2-10(b), is another option. This technique also requires a large amount of power, but does not have the restrictions for characteristic impedance. This technique is very good at removing overshoot and undershoot while not adding any additional delay. Another advantage is that the trace can be biased toward Vcc or GND by simpling selecting the appropriate resistor values. This can help maintain fast edges on important signal transitions.



Name	Circuitry	Advantages	Disadvantages
Parallel	$ \begin{array}{c c} R = Z_0 \end{array} $	Waveform at receiver is almost perfect image of input Bipolar/Advanced CMOS No added T <sub>PD</sub>	High power dissipation $Z_O \ge 100\Omega$ , else D.C. current limit
Thevenin	$ \begin{array}{c c} V_{CC} \\ R \\ R$	Good overshoot and undershoot suppression Bipolar or Bipolar/CMOS systems No added T <sub>PD</sub>	High power dissipation

Figure 2-10(a). Termination Techniques

Name	Circuitry	Advantages	Disadvantages
Series	$R = Z_0 - Z_{OUT}$	Low power consumption CMOS—CMOS Systems Easy to adjust signal amplitude to match switching threshold	Added T <sub>PD</sub>
A.C. (a) C.A. (c) C.A	R = Z <sub>O</sub> , C = 200 pF-500 pF	Low—medium power dissipation (capacitor blocks D.C. coupling of signal)  No added delays  High-speed CMOS families	Two added components

Figure 2-10(b). Termination Techniques



Series termination, shown in Figure 2-10(b), is a very easy technique of matching impedance. It only requires on resistor and very little additional power is required. In addition the resistor value can be selected to provide constructive or destructive reflections and thus alter the signal amplitude to match the switching threshold. The major disadvantage of this technique is the added delay it introduces.

The fourth technique is A.C. termination, shown in Figure 2-10(b). It requires a small amount of additional power, this is decreased over parallel termination by the introduction of the capacitor, and adds no extra delay to the path. The major disadvantage is that it requires two extra components.

After examing the systems needs and selecting a termination technique, the impedance values determined earlier,  $Z_{\rm O}$  and  $Z_{\rm L}$ , can be used to determine the component values to implement the termination. These values should be seen as a starting point and may be altered to remove a specific problem experienced on a signal or to bias signals in an appropriate fashion.

#### DAISY CHAINING

Another technique of minimizing reflections is to daisychain signals, shown in Figure 2-11. This means to run a single trace from a source and to distribute the loads along this trace. The alternative is to run multiple traces from the source to each load. Each trace will have reflections of its own and these will be transmitted down the other traces once they have returned to the source. To manage such a system separate termination would be required for each branch. To eliminate these multiple terminators from T-connections, high frequency designs are routed as daisy chains.

Because each gate provides its own impedance load along the chain, it is necessary to distribute these loads evenly along the length of the chain. Hence, the impedance along the chain will change in a series of steps and is easier to match. The overall speed of this line is faster and predictable. Also all loads should be placed at equal distances (regular intervals).

#### 90 DEGREE ANGLES

Eliminating 90° angles also minimizes reflections. It is much more desirable to use 45° or 135° angles as shown in Figure 2-12.




Figure 2-11. Daisy Chaining




Figure 2-12. Avoiding 90 Degree Angles



#### **VIAS (FEED THROUGH CONNECTIONS)**

Another impedance source that degrades high frequency circuit performance is the via. Expert layout techniques can reduce vias to avoid reflection sites on PCBs.

Following these guidelines will not guarantee elimination of all reflections, but they will minimize the number and size.

#### 2.4 Cross Talk

Cross talk is another negative effect of transmission lines. It is a problem at high frequencies because, as operating frequency increase, the signal wavelength become comparable to the length of the interconnections on the PC board. In general, interference such as cross talk, occurs when electrical activity in one conductor causes a transient voltage to appear in another conductor. Main factors that increase interference in any circuit are:

- Variation of current and voltage in the lines causes frequency interference. This interence increases with increase in frequency.
- Coupling occurs when conductors are in close proximity.

Cross talk is the phenomenom of a signal in one trace producing a similar signal in an adjacent trace. It may not be a carbon copy of the original signal. It may only be occasional noise that corrupts the integrity of the second signal. The easiest way to minimize crosstalk is to eliminate or at least minimize the number of parallel traces. Parallel traces can be on a single layer or on adjacent signal layers.

There are three ways that parallel traces can couple and thereby produce a signal or at least influence the signal on a second trace. These methods of coupling are inductive, radiative, and capacitive. Inductive coupling is where the two traces act as inductors. The field produced by a signal in one trace induces a current in the second trace. Radiative coupling occurs when the two parallel traces act as a dipole, an antenna. One radiates a signal and the other receives it, thus corupting the signal already present on the trace. The final method is capacitive coupling. Two parallel traces separated by a dielectric act as a capacitor. If both traces are in a high state and one transitions to a low. The capacitor will try to maintain the high and thus cause a slow transition time on the second trace. These effects can be minimized by reducing the number of parallel traces.

#### HOW TO MINIMIZE

When laying out a board for an high speed 386 DX based system, several guidelines should be followed to minimize crosstalk. Some of them are as follows:

- 1. To reduce crosstalk, it is necesary to minimize the common impedance paths.
- 2. Run a ground line between two adjacent lines. The lines should be grounded at both ends.
- 3. Seperate the address and data busses by a ground line. This technique may however be expensive due to large number of address and data lines.
- 4. Remove closed loop signal paths which create inductive noise.
- 5. Capacitive coupling can be reduced by reducing the number of parellel traces. Parallel traces can be minimized by insuring that signals on adjacent signal layers run orthogonal, perpendicular. Ground planes or traces can be inserted to provide shielding. A ground plane between signal layers eliminates any coupling that could occur. On a single trace, a ground trace can be run between traces to prevent coupling.

In some instances it is necessary to run traces parallel to each other. In these cases try to make the distance as short as possible and choose signals in which the transition time is not as critical so that the coupling effects do not produce problems. In addition the coupling can be minimized by increasing the spacing between parallel traces.

#### 2.5 Skew

Skew is another effect of transmission lines. This is very important in a synchronous system. Long traces add propagation delay. A longer trace or a load placed further down a trace will experience more delay than a short trace or loads very close to the source. This must be taken into account when doing the worst case timing analysis. In a system where events must occur synchronous to a clock signal, it is important to make sure the signal is available to all input a sufficient amount of time prior to the corresponding clock edge. When performing the component placement this is one of the considerations that must be accounted for.

These guidelines have always been recommended for board design; however, they are much more important at higher frequencies. At the slower frequencies designers could ignore these practices occassionally and not experience difficulties. This is not the case at higher frequencies.



#### 2.6 DC Loading

To maintain proper logic levels, all digital signal outputs have a maximum load, they are capable of driving. DC loading is the constant current required by an input in either the high or the low state. It limits the ability of a device driving the bus to maintain proper logic levels. For a 386 DX based system, a careful analysis must be performed to ensure that in a worst case situation no loading limits are exceeded. Even if a bus is loaded slightly beyond its worst case limit, it might cause problems if a batch of parts whose input loading is close to maximum is encountered. Proper logic level will then fail to be maintained and unreliable operation may result. Marginal loading problems are particularly insidious, since the effect is often erratic operation and non repetitive errors that are extremely difficult to track down. For both the high and low logic levels, the sum of the currents required by all the inputs and the leakage currents of all outputs (drivers) on the bus must be added together. This sum must be less than the output capability of the weakest driver. Since the 386 DX is a CHMOS device having negligible dc loading, the main contributors to dc loading will be the TTL devices.

#### 2.7 AC Loading

The AC or capacitive loading is caused by the input capacitance of each device and limits the speed at which a device driving a bus signal can change the state from high to low or low to high. Designers of microprocessor systems have traditionally calculated load capacitance of their systems by determining the number of devices and their individual capacitance loading attached to a signal plus the amount of trace capacitance. Typically, the trace capacitance was a set "lumped" number of pf (i.e. 2 pf to 3 pf per inch) when it is thought of at all. This lumped method is a general ruleof-thumb which generates a good first pass approximation. For low frequency designs, the lumped method works since system and component margins are large enough to cover any minor differences due to the approximation.

For high frequency designs, the component and system margins are no longer available to the designer. With less than 1 ns of margin, even the amount of trace capacitance can make a circuit path critical.

A more accurate calculation of capacitive loading can be derived by modeling the device loads and system traces as a series of Transmission Lines Theory. Transmission Line Theory provides a more accurate picture of system loading in high frequency systems. In addition, it allows new factors such as inductance and the effect of reflections upon the quality of the signal waveform to be factored into consideration.

#### 2.8 Derating Curve and Its Effects:

A derating curve is a graph that plots the output buffer against the capacitive load. The curve is used to analyze a signal delay without necessitating a simulation every time the processor's loading changes. This graph assumes the lumped capacitance model to calculate the total capacitance. The delay in the graph should be added to the specified AC timing value for the device that is driving the load. The derating curve is different for different devices because each device has different output buffers.

A derating curve is generated by tying the chip's output buffers to a range of capacitors. The voltage and resistance values chosen for the output buffers are at the highest specified temperature and are rising (worst case) values. The value of the capacitors centres around the AC timing values for the chip. For 33 MHz and above, this is 50 pF. Since the AC timing specifications are measured for a signal reaching 1.5 V. A curve is then drawn from kthe range of time and capacitance values, with 50 pF representing the average and with nominal or zero derating. These curves are valid only for 50 pF-150 pF load range. Beyond this range the output buffers are not characterized. The the derating curve for the 386 DX are shown in 2-13. These curves use the lumped capacitance model for circuit capacitance measurements and must be modified slightly when doing worst-case calculations that involve transmission line effects.




Figure 2-13. Typical Output Valid Delay
Versus Load Capacitance at Maximum

Operating Temperature ( $C_1 = 120 pF$ )



#### 2.9 High Speed Clock Circuits

For performance at high frequencies, the clock signal (CLK2) for the 386 DX CPU must be free of noise and within the specifications listed in the 386 DX CPU data sheet. Achieving the proper clock routing around a 33 MHz printed circuit board is delicate because a myriad of problems, some of them subtle, can arise design guidelines are not followed. For example, fast clock edges cause reflections from high impedance terminations. These reflections can cause significant signal degradation in systems operating at 33 MHz clock rates. This section covers some design guidelines which should be observed to properly lay out the clock lines for efficient 386 DX operation.

• Since the rise/fall time of the clock signal is typically in the range of 2-4 ns, the reflections at this speed could result in undesirable noise and unacceptable signal degradation. The degree of reflections depends on the impedance of the traces of the clock connections. These reflections can be optimized by terminating the CLK2 output with proper terminations and by keeping length of the traces as short as possible. The preferred method is to connect all of

the loads via a single trace as shown in Figure 2-14, thus avoiding the extra stubs associated with each load. The loads should be as close to one another as possible. Multiple clock sources should be for distributed loads.

- A less desirable method is the star connection layout in which the clock traces branch to the load as closely as posssible (Figure 2-15). In this layout, the stubs should be kept as short as possible. The maximum allowable length of the traces depends upon the frequency and the total fanout, but the length of all the traces in the star connection should be equal. Lengths of less than one inch are recommended. In this method the CLK2 signal is terminated by a series resistor. The resistor value is calculated by measuring the total capacitive load on the CLK2 signal and referring to Figure 2-16. If the total capacitive load is less than 80 pF, the user should add capacitors to make up the diference. Because of the high frequency of CLK2, the terminating resistor must have low inductance; carbon resistors are recom-
- Use an oscilloscope to compare the CLK2 waveform with those in Figure 2-17.




Figure 2-14. Clock Routing




Figure 2-15. Star Connection






Figure 2-16. CLK2 Series Termination




Figure 2-17. CLK2 Waveforms



#### SECTION III. DESIGN EXAMPLE

At higher processor speeds the window of time available to perform specific tasks become very small. This window can be equated to multiples of the CLK2 period. Within this time signals must be supplied from a source and reach a destination in time to meet any setup requirements. At 16 MHz the CLK2 period is 31 ns. At 33 MHz it shrinks to half this value, 15 ns. The longer time allowed the use of slower logic families and the delays associated with longer traces. As the window decreases system designers have to practice more care in the selection of logic families and in the choices made for component placement and signal routing on PCBs. This section attempts to list the signal paths whose worst case timing analysis results in very small margins and therefore require closer attention from designers to guarantee that all a. c. timing specifications are met.

This section also includes a sample design based on 33 MHz version of the 386 DX. It should not be taken as a recommended design. The circuit is used only to highlight the design considerations for high speed systems.

#### 3.1 System Architecture

Figure 3.1 shows the system block diagram. It has four major subsystems.

- 1) CPU subsystem
- 2) DRAM subsystem
- 3) Cache subsystem
- 4) ROM and I/O subsystem

The system has 1 megabytes of Page-Mode DRAMS (60 ns RAS access time), 128 kilobytes of EPROMS (200 ns access time), an 8259A-2, and an 82510. The cache subsystem is optional. Schematics and PAL codes are given in appendix A and B respectively.

#### 3.2 CPU Subsystem

The CPU subsystem consists of the 386 DX microprocessor, a clock and reset circuitry, and bus control logic. Clean and proper clock is very important in the designs at high frequencies.

#### RESET STATE MACHINE

This state machine is used to generate three control signals, namely RESET, REFREQ and CLK. The CLK signal is half of the CPU clock, CLK2 and is used mainly in I/O and EPROM subsystem.

RESET is generated through the input from RESET triggering circuitry (as shown in the CPU schematic). The min RESET Setup and Hold time for operation at 33 MHz are 5 ns and 2 ns respectively.

A 61.44 KHz clock is used to produce a synchronous refresh request (REFREQ) signal for the DRAM controller, which employ a transparent, distributed, DRAM refresh technique that allows the processor and cache to run while the refresh cycle is in progress.

#### 3.3 DRAM Subsystem

An non-interleaved DRAM system is used in the sample board, which simplifies the design. Since the board provide caching, the performance of DRAM subsystem is outweighed by the simplicity and economy of the design. It employs a transparent, distributed, DRAM refresh technique which allows the processor and cache to run while the refresh cycle is in progress. It uses the 3-state capability of the 16R8-7 and the 74ACT258 to multiplex the refresh address. A further consideration is the choice of DRAM devices. If one uses a memory device such as the AAA2801 (which supports a CAS# before RAS# refresh and provides an internal refresh counter) further simplifications can be made in both the circuitry and the control logic.

#### DRAM CONTROL STATE MACHINE

The state machine is implemented with three 16R8-type E-speed PALs (see page 4 of the schematics). E-speed PALs must be used since the CLK2 frequency, 66.67 MHz, is higher than the maximum clock frequency of the D-speed PALs.

In order to generate DRAM control signals with smallest delay from the CLK2 edges, all state machines are implemented as Moore machines. The state machines flip-flops generate most of the DRAM control signals directly. This is an expensive design approach in terms of hardware but allows signal timings and skews to be fine tuned.

#### DRAM CYCLES-NO CACHE CONFIGURATION

Pages 1-290 through 1-293 show examples of DRAM cycles. In order to hide the DRAM page hit-or-miss decision time, the DRAM controller always tries to put the 386 DX in pipelined mode. The first read cycle requires only two wait states since RAS# has been precharged (see page 1-290). The second cycle takes only two clock cycles. The second cycle is a pipelined, page-hit read cycle, which is the best case. The third cycle is a pipelined, page-hit write cycle. This cycle requires one wait state. DRAMs capture data at the falling edge of CAS# during Early Write cycles. The 386 DX drives

TRANSCEIVER

Figure 3-1. Block Diagram

AP-442

240725-25

ROM & I/O SUBSYSTEM



valid write data at the rising edge in the middle of Tip (edge C) with a max prop delay of 24 ns (T12 max). This means that the CAS# is generated after the rising edge in the middle of the second T2p (edge A). CAS# is, therefore, generated at the end of RAS# hold time with respect to CAS# (if the next cycle is a page miss, RAS# will go inactive at the end of the current write cycle), and so on.

The fifth cycle is a page miss, which is actually detected at the end of the fourth cycle (page 1-291). Since the DRAM controller must wait for minimum RAS# precharge time, the fifth cycle requires three wait states. The sixth cycle is also a page miss. This cycle, however, requires only two wait states because the miss was detected early enough in the previous cycle to have RAS# precharged by the end of the T1p. If the seventh cycle is another page miss, it will require three wait states.

The eighth cycle is ended with T2i. Consequently, the ninth cycle must wait for minimum RAS# precharge time and requires three wait states.

A DRAM refresh cycle is shown on page 1-293. The DRAM address multiplexer output is disabled, and the refresh address counter output is enabled. The cycle does a RAS# only refresh cycle where only RAS# is asserted with a proper refresh address. After the refresh cycle is completed, a read cycle which has been suspended due to the refresh is resumed.

#### STATE DIAGRAMS

Pages 1-243 through 1-253 show state diagrams of the DRAM controller. The precharge state machine on

page 1-244 measures the required RAS# precharge time and CAS#-to-RAS# precharge time. The CAS#-READY# state machine on page 1-244 implements a pin strap option of having or not having the 82385. For no cache configuration, the Cache variable must be forced low.

#### **TIMING CALCULATIONS**

Timing equations are described on pages 1-303 and 1-304. Their corresponding results are given on pages 1-305 through 1-309.

Capacitive load on the 386 DX address bus was assumed to be less than 85 pF. Capacitive load on the DRAM address bus was calculated to be less than 22 pF.

#### 3.4 CACHE Subsystem

At 33 MHz DRAM speeds are not fast enough to design zero wait state memory systems. A cache can be used to take advantage of the higher performance available from the higher speed 386 DX microprocessors. The cache takes advantage of the faster SRAM while keeping system costs down by using the cheaper but slower DRAMs.

Details of the cache subsystem are shown on Figure 3.2 and 3.3. The 82385 address and data busses are interfaced to the 386 DX address and data busses via 74AS574s and 74AS646s. Static RAMs (20 ns access time) are used for the cache memory.






Figure 3-2. Block Diagram of Cache Subsystem




Figure 3-3. Address Valid Delay for Cache Subsystem



In selecting SRAM there are several types one can choose to use. Some SRAM require a latch for the address and a transceiver for the data. Others have an OE#, output enable, signal and incorporate the transceiver on chip. The third type is called integrated SRAM and these contain both the latch and the transceiver on chip. However, there are two timing paths that dictate the speed selection within each type. Figure 3.4 shows a typical system configuration using each type.




Figure 3.4(a) SRAM w/o OE#




Figure 3.4(b) SRAM with OE # Control




Figure 3-4. (c) Integrated SRAM

The critical times for the SRAM are the SRAM OE# to data delay and the SRAM address to data delay. The following analysis applies to SRAMs with an OE# signal as shown in Figure 3.4b. First examine the path of OE# to data. This path must be completed within 2 CLK periods. The COE# signal from the 385 Cache Controller must be valid and the SRAM must drive data onto the data bus so that the data setup time of the 386 DX CPU is met.

2 X CLK2 period -  $t_{25b}$  82385 COE# valid delay (max) - SRAM access time (OE# to data) -  $t_{21}$  386 DX data setup  $\geq$  0

Using the specified values from the data sheets reveals that the SRAM must have an OE# to data delay of 10ns or less. The other path is for the address to become available and data to reach the 386 DX CPU. This path has 4 CLK2 periods. The 385 Cache Controller must supply the CALEN signal to pass the address to the SRAM and then the SRAM must drive the data on the data bus so that the data setup time is met on the 386 DX CPU.

4 X CLK2 period -  $t_{21b}$  82385 CALEN valid delay (max) -  $t_{pd}$  (x373 latch) - SRAM access time (address to data) -  $t_{21}$  386 DX data setup  $\geq 0$ 

Once again using the data sheet the access time can be determined. Depending on the type of transparent latch the SRAM needs an address to data access time of 20ns or 25ns. If an F series 373 is used the faster 20ns SRAM must be used, but if an FCT373a or PCT373a is used the 25ns SRAM is sufficient.

The  $A_{20}$  path is another path with a small margin. The reason is the AND gate that many designers insert to provide 1MB wraparound of address in real mode. Figure 3.5 shows the circuit block diagram.  $A_{20}$  must leave the 386 DX and reach the 385 Cache Controller within 2 CLK2 periods.






Figure 3-5. Critical Timing A20

To meet this timing the propagation delay of the AND gate must be less than 6ns. This dictates the use of a 74AS08 gate or faster device.

Analysis of the LOCK # path also shows a small margin. The reason is the OR gate that many designers

insert to disable the LOCK # signal to the 385 Cache Controller. This allows locked accesses to be cached. Figure 3.6 shows the circuit block diagram. LOCK # must leave the 386 DX and reach the 385 Cache Controller within 2 CLK2 periods.




Figure 3-6. Critical Timing Lock#



To meet this timing the propagation delay of the OR gate must be less than 6ns. This dictates the use of a 74AS32 gate or faster device.

The final path examined here is the NA# path. Recently designers have selected to use an I/O port and an OR gate to disable pipelining selectively. Figure 3.7 shows the circuit block diagram. NA# must leave the 386 DX and reach the 385 Cache Controller within 2 CLK2 periods.

Using the specified values in the appropriate data sheets results in the need for the propagation delay of the OR gate must be no greater than 5.8ns. This dictates the use of a 74AS32 gate or faster device.

This list is not meant to be exhaustive. It is merely meant to highlight a few of the critical timings. Each designer should perform a thorough timing analysis of the system they are designing to verify that all timing requirements are met.

In addition to the specified timing parameters in the data sheets, designers should account for propagation delays introduced by the trace and by capacitive loading. The propagation delay added by the trace is explained in the section on transmission line effects and supplies an equation to determine the amount of delay.




Figure 3-7. Critical Timing NA#



Another factor that becomes more important at higher frequencies is loading. DC loading and especially capacitive loading must be considered during the design stage. If the board is to be assembled and tested in stages, then the DC loads should be considered for all configurations of the board. Most termination techniques require additional current. If a board has a marginal loading situation, one is limited in one's choices of termination techniques. If a capacitive loading problem exists, the timing situations can become extremely difficult at higher frequencies. If timing is critical, do not overload the capacitance at which a device was tested. If a device is overloaded, derating must be taken into consideration.

Capacitive loading also introduces a delay on signals. Many components including the 386 DX include a capacitive derating curve in the data sheet. To use the curve in the 386 DX data sheet, the capacitive load must be calculated. This is done by summing the input capacitances of all devices driven by a given output from the 386 Microprocessor. Find this value on the Xaxis of the derating curve in the data sheet and move up till the derating curve is intersected. Then move at a right angle to the left until intersecting the Y-axis. A value of nom + or nom - something is found. This is the nominal value plus or minus some amount. The nominal value is the value found in the data sheet. Add the offset from the curve to this nominal value to get the resulting delay corresponding to the capacitive loading in the system. Note: The trace capacitance was not included in this calculation. It is accounted for in the trace propagation delay mentioned earlier.

#### **DRAM CYCLES WITH 82385 ENABLED**

When the 82385 is enabled (the CACHE variable of the state machine on page 1-244 is forced High), the DRAM controller inserts one extra wait state in all read cycles. This extra time is needed to allow a cache update cycle to occur after each cache read miss cycle. During a cache update cycle, the read data from DRAMs must propagate through the 74AS646 and the 74F245 (optional) and must be ready for a SRAM write cycle with enough setup time.

Timing diagrams on pages 1-294 through 1-298 show cache and DRAM cycles.

#### **TIMING CALCULATIONS**

Timing equations are found on pages 1-310 and 1-311. Only tCAS, tRAC, tCAC, tAA, tPC, and tCAP are different in this configuration. Actual values for DRAM timings are found on page 1-312.

#### 3.5 I/O - EPROM Subsystem

A block diagram of the I/O-EPROM subsystem is shown on Figure 3.8. This subsystem has separate address and data busses. The address bus is 14 bits wide, and the data bus is 16 bits wide.

The bus controller is designed with B-speed PALs which are clocked by the CLK # signal (Figure 3.8). There are a few unique design issues in this scheme.

As shown on Figure 3.10, ADS# is now an asynchronous signal for the state machine. It is impossible for the state machine to capture valid ADS# without resynchronization of the signal. To guarantee recognition of valid ADS#, two D flip-flop is clocked by CLK# and provides a synchronous ADS# (or Latched ADS#) which is in phase with the state machine.

The second issue is its asynchronous nature of the state machine output signal. With the state machine running almost asynchronously to CLK2 (B PALs also have a long clock-to-output propagation delay), signals generated by the state machine must be re-synchronized before they are returned to the 386 DX. Signals that go to I/O devices and EPROMs need no re-synchronization since these devices are asynchronous. Signals which require re-synchronization are BS16# and DEN#. Each rising edge of DEN# is synchronized to CLK2 by a J-K flip-flop as shown on Figure 3.9. This is important to avoid bus contention after an I/O or EPROM readcycle. BS16# is synchronized to CLK2 by D flip-flops.

EPROM and I/O cycle timings are shown on pages 1-299 through 1-302. The worst case is a write cycle to the 82510 and may require as many as 14 wait states.






Figure 3-8. Block Diagram of I/O, EPROM Subsystem




Figure 3-9. Control Logic for I/O, EPROM Subsystem









Figure 3-10. ADS# Should Be Synchronized to Guarantee Recognition


# APPENDIX A SCHEMATICS




















AP-442


























## APPENDIX B STATE DIAGRAMS AND PALCODES










































```
RESET GEN flag '-r3'
module
title 'RESET GENERATION LOGIC - INTEL CORPORATION'
        RESET_PAL device 'P16R8';
        x = .X.; "ABEL don't care symbol c = .C.; "ABEL clocking input sybol
        c = .C.;
" Inputs
        CLK2 pin 1; "CLK2
RESTRIG pin 2; "signal from reset circuitry
CLK_61 pin 9; "61.44KHz clock
 " Outputs
       REFREQ pin 12; "REFREQ, sync 61.44KHz clock
RFQTMP pin 13; "temporary stage in sync of 61.44MHz clk
CLK pin 16; "CLK#
CLK pin 17; "CLK = CLK2 / 2
RESTMP pin 18; "temporary stage in generating RESET
RESET pin 19; "RESET
 equations
        CLK := (!CLK # (!RESTMP & RESET));
CLK- := CLK;
RESTMP := RESTRIG;
RESET := RESTMP;
RFQTMP := CLK 61;
REFREQ := RFQTMP;
  test_vectors
          ([CLK2, CLK_61, RESTRIG, CLK, CLK-, RESTMP, RESET, RFQTMP, REFREQ] -> [CLK, CLK-, RESTMP, RESET, RFQTMP, REFREQ])
          L L E L L E E F E E K K S K K S S Q F 2 T - T E T R 1 I P P Q
                                                                               L L E E F E
K K S S Q F
T E T R
M T M E
P P Q
           \begin{array}{l} [c,\;x,\;1,\;x,\;x,\;x,\;x,\;x,\;x] \to [x,\;x,\;1,\;x,\;x,\;x]; \\ [c,\;x,\;1,\;x,\;x,\;1,\;x,\;x,\;x] \to [x,\;x,\;1,\;1,\;x,\;x]; \\ [c,\;x,\;0,\;x,\;x,\;1,\;x,\;x,\;x] \to [x,\;x,\;0,\;1,\;x,\;x]; \end{array} 
           \begin{array}{l} [c,\,x,\,x,\,x,\,x,\,x,\,0,\,1,\,x,\,x] \,\rightarrow\, [1,\,x,\,x,\,x,\,x,\,x]\,;\\ [c,\,x,\,x,\,1,\,x,\,x,\,x,\,0,\,x,\,x] \,\rightarrow\, [0,\,1,\,x,\,x,\,x,\,x]\,;\\ [c,\,x,\,x,\,0,\,x,\,x,\,x,\,x,\,x] \,\rightarrow\, [1,\,0,\,x,\,x,\,x,\,x]\,; \end{array} 
                                                                                                                              " clk generation
                                                                                                                                                                                                                                  240725-48
```

**PAL Codes: RESET** 



```
ABEL(tm) 3.10 - Document Generator
RESET_GENERATION_LOGIC - INTEL CORPORATION
Equations for Module RESET_GEN

Device RESET_PAL

- Reduced Equations:
ICLK := (CLK & !RESET # CLK & RESTMP);
ICLK- := (!CLK);
!RESTMP := (!RESTRIG);
!RESET := (!RESTMP);
IRFQTMP := (!CLK_61);
!REFREQ := (!RFQTMP);
```

PAL Codes: RESET (Continued)

PAL Codes: RESET (Continued)

11 \_\_ REFREQ\_E

240725-63

**1**10



```
module
                             ADDR_DEC flag '-r3'
title 'ADDRESS DECODE LOGIC - INTEL CORPORATION'
        ADDR PAL
                               device 'P16L8';
                                            "ABEL don't care symbol
"ABEL clocking input sybol
 " Inputs
                    pin 1;
pin 2;
                                             "ADS#
       AUS- pin 1; AUS#
M 10- pin 2; M/10#
A31 pin 3; "Addr bit 31
A30 pin 4; "Addr bit 30
A29 pin 5; "Addr bit 29
A6 pin 9; "Addr bit 6
mreq pin 11; "Latched memory chip select
   Outputs
       MEMCS- pin 18; "Memory chip select
59CS- pin 15; "8259A chip select
5310CS- pin 14; "82510 chip select
EPROM- pin 13; "EPROM chip select
LMEMCS- pin 12; "Latched/unlatched memory chip select
equations
        !MEMCS- = !ADS- & M IO- & !A31 & !A30 & !A29;
!LMEMCS- = (!ADS- & M IO- & !A31 & !A30 & !A29) # mreq;
!_59CS- = !M IO- & !A6;
!_510CS- = !M IO- & A6;
!EPRDM- = M_TO- & A31 & A30 & A29;
  test_vectors
        ([ADS-, M_IO-, A31, A30, A29, A6, mreq, MEMCS-] -> [MEMCS-, LMEMCS-, _59CS-, _510CS-, EPRDM-])
                                                               M L 5 5 E
E M 9 1 P
M E C O R
C M S C D
S C ~ S M
         m M r E e M q C S
          ~ 0
        [1, x, x, x, x, x, x, 0, 1] \rightarrow [1, 1, x, x, x];
        [1, x, x, x, x, x, x, 1, 1] -> [1, 0, x, x, x];
[0, 1, 0, 0, 0, x, x, x] -> [0, x, 1, 1, 1];
                                                                                           240725-92
```

```
 \begin{array}{l} [0,\ 1,\ 0,\ 0,\ 0,\ x,\ 0,\ 0] \to [0,\ 0,\ 1,\ 1,\ 1]; \\ [0,\ 1,\ 0,\ 0,\ 0,\ x,\ x,\ x] \to [0,\ x,\ 1,\ 1,\ 1]; \\ [1,\ x,\ x,\ x,\ x,\ x,\ x,\ 1,\ 0] \to [1,\ 0,\ x,\ x,\ x]; \end{array} 
            \begin{array}{l} [x,\ 1,\ 1,\ 1,\ 1,\ x,\ x,\ x] \to [1,\ x,\ 1,\ 1,\ 0,\ 0]; \\ [0,\ 1,\ 0,\ 0,\ 0,\ x,\ x,\ x] \to [0,\ x,\ 1,\ 1,\ 1]; \\ [1,\ 1,\ 0,\ 0,\ 0,\ x,\ x,\ x] \to [1,\ x,\ 1,\ 1,\ 1]; \\ [0,\ 0,\ x,\ x,\ x,\ 0,\ x,\ x] \to [1,\ x,\ 0,\ 1]; \\ [0,\ 0,\ x,\ x,\ x,\ 1,\ x,\ x] \to [1,\ x,\ 1,\ 0,\ 1]; \\ \end{array} 
end ADDR DEC;
                                                                                                                                                 240725-93
```

**PAL Codes: Address Decoder** 



ABEL(tm) 3.10 - Document Generator
ADDRESS\_DECODE\_LOGIC - INTEL CORPORATION
Equations for Module ADDR\_DEC

14-Feb-90 09:50 AM

Device ADDR\_PAL

- Reduced Equations:

!MEMCS- = (!A29 & !A30 & !A31 & !ADS- & M\_IO-);

!LMEMCS- = (mreq # !A29 & !A30 & !A31 & !ADS- & M\_IO-);

!\_59CS~ = (!A6 & !M\_IO~);


!\_510CS- = (A6 & !M\_IO-);

!EPRDM~ = (A29 & A30 & A31 & M IO~);

240725-D5

PAL Codes: Address Decoder (Continued)





PAL Codes: Address Decoder (Continued)

```
PAGE_MODE_DRAM_CTRL_1 flag '-r3'
module
title 'PAGE MODE DRAM CONTROLLER - PAL 1, INTEL CORPORATION'
                                     'P16R8';
      PAGE1 device
                              .X.; " ABEL 'don't care' symbol
.C.; " ABEL 'clocking input' symbol
                              .C.;
" Inputs
     CLK2 pin 1; "80386 CLK2
CLK pin 2; "Processor Clock
MEMCS- pin 3; "Memory Chip Select
HEMCS- pin 4; "Latched/Unlatched Memory Chip Select
HIT- pin 5; "DRAM Page Hit Signal
CAS- pin 6; "Column Address Strobe
DRAMRDY- pin 7; "DRAM Ready Signal
refreq pin 8; "Refresh Request Signal
RESET pin 9; "System Reset
" Outputs
      RAS- pin 12; "Row Address Strobe "Next Address Signal precharge pin 15; "RAS Precharge Signal 14; "RAS Precharge Signal 15; "atl- pin 16; "delays RAS- until refresh adress is valid CCAL pin 17; "Column Address Latch refresh pin 18; "Refresh Signal (active once refresh is acknowledged.)
      unused pin 19; "
state diagram [RAS-, NA-]
     state_diagram [precharge, a]
      state [0, 0]: if (!RAS-) then [0, 1] else [0, 0]; state [0, 1]: if (RESET) then [0, 0] else if (RAS-) then [1, 1] else [0, 1]; state [1, 1]: goto [1, 0]; state [1, 0]: if (CAS-) then [0, 0] else [1, 0];
                                                                                                                                                                                  240725-94
```

**PAL Codes: DRAM 1** 



```
state diagram [CAL]
     state_diagram [refresh, wait-]
                                if (CLK & refreq) then [1, 0] else [0, 0];
if (RESET) then [0,0] else
    if (CLK & MEMCS-) then [1, 1] else [1, 0];
if (RESET) then [0,0] else
    if (CLK & NA- & !RAS-) then [0, 1] else [1, 1];
if (RESET) then [0,0] else
    if (CLK & !refreq) then [0, 0] else [0, 1];
      state[0, 0]:
state[1, 0]:
      state[1, 1]:
     state[0, 1]:
test vectors
       \begin{array}{l} ( \texttt{[CLK2,CLK,MEMCS-,LMEMCS-,HIT-,CAS-,DRAMRDY-,refreq,RESET]} \  \, \rightarrow \\ [ \texttt{RAS-,NA-,precharge,CAL,refresh]} ) \end{array} 
                M L H C D r R E M I A R e E E M E T S A f S C M - - M r E T S C R e T - S D Q
        C C
L L
K K
2
                                                            R N p
A A r
S - e
     240725-95
```

PAL Codes: DRAM 1 (Continued)



```
0,
0,
0,
1,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             \( \begin{align*} \cdot 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0]
0]
0]
0]
0]
0]
0]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "T2P
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "T1P
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "T2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         1,
1,
0,
0,
0,
1,
1,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "T2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "T2P
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "T2P
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "TIP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                00000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "T2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         "T2P
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                000000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "T2P
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "TIP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "T2P
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0] 0] 0] 0]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "TIP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "T2i
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "T2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0]
0]
0]
0]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "T2P
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "TIP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "T2P
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 0 0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "TIP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "T2P
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "T2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             240725-96
```

```
0,
0,
0,
0,
0,
0,
0,
0,
0,
                                                                 0, 1,
0, 1,
0, 1,
0, 1,
0, 1,
0, 1,
0, 1,
0, 1,
0, 0,
0, 0,
0, 0,
0, 0,
                                                                                                      0]
0]
0]
0]
0]
0]
0]
0]
                                                                                                                             [0,
[1,
[1,
[1,
[0,
[0,
[0,
[0,
[0,
                                                                                                                                                                  0, 1,
0, 1,
0, 1,
1, 1,
1, 1,
0, 1,
0, 0,
0, 0,
0, 1,
0, 1,
0, 1,
0, 1,
                                                                                                                                                                                          0];
0];
0];
0];
0];
0];
0];
0];
                1,
1,
1,
1,
1,
1,
1,
0,
0,
0,
                                                                                                                                                       1,
1,
1,
1,
0,
0,
0,
0,
0,
                                0,
1,
0,
1,
0,
1,
0,
1,
0,
                                                                                          1,
1,
1,
1,
1,
1,
1,
1,
0,
0,
                                                                                                                                                                                                             "T2, Pending Read
                                                                                                                                                                                                           "T2
                                                                                                                                                                                                            "T2P
end PAGE MODE DRAM CTRL 1;
                                                                                                                                                                                                                                                                                                                                                                                                  240725-97
```

PAL Codes: DRAM 1 (Continued)



```
ABEL(tm) 3.10 - Document Generator
PAGE MODE DRAM CONTROLLER - PAL 1, INTEL CORPORATION
Equations for Module PAGE MODE DRAM_CTRL_1


Device PAGE1

- Reduced Equations:

IRAS - := (NA - & IRAS - & IRESET & refresh
# DRAMROY - & HHIT - & INA - & IRAS - & IRESET
# DRAMROY - & HHIT - & INA - & IRAS - & IRESET
# DRAMROY - & IHHIT - & INA - & IRAS - & IRESET
# CLK & IRAS - & IRESET # CLK & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# CLK & ILMENCS - & INA - & IRAS - & IRESET
# DRAMROY - & MENCS - & INA - & IRAS - & IRESET
# IHIT - & IRMCS - & INA - & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# ILMENCS - & INA - & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# CLK & INA - & IRAS - & IRESET
# INA - & IRAS - & IRESET # CAS - & INA - IRAS - & IRESET
# INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRESET # CLK & INA - & IRAS - & IRAS - & IRESET # CLK & INA - & IRAS -
```

PAL Codes: DRAM 1 (Continued)





1-258

```
PAGE MODE DRAM CONTROLLER - PAL 2, INTEL CORPORATION Equations for Module PAGE MODE DRAM CTRL 2
                                                                                 Chip distribute for Monte PAGE_MODE_DRAM_CTRE_1
Device PAGE2
- Reduced Equations:
       !CAS~ := (CAS~ & CLK & DRAMRDY~ & !RESET & !a & !b
# !CACHE & DRAMRDY~ & !RESET & a & !b & !lwr
                         # DRAMRDY & !RAS- & !RESET & a & !D & !!wr
# !CAS- & !CLK & !RESET & a & b
# !CAS- & !CLK & !RESET & a & b
# CAS- & CLK & DRAMRDY - & !MUXOE- & !RAS- & a & b);
       !DRAMRDY~ := (CAS~ & CLK & DRAMRDY~ & !RESET & !a & !b
                               (LAS- & CLE & DRAWRDY- & IRESET & ! & ! D

# [CAS- & CLE & DRAWRDY- & IRESET & a & ! D


# [CAS- & CLE & DRAWRDY- & IRESET & a & ! b

# [CAS- & CLE & DRAWRDY- & IRESET & a & lwr

# [CACHE & [CAS- & CLE & DRAWRDY- & !RESET & a);
       !a := (CAS- & !CLK & DRAMRDY- & !RESET & !a & !b # CAS- & CLK & DRAMRDY- & !RAS- & !RESET & a & !b & lwr);
       !b := (CAS- & !CLK & DRAMRDY- & !RESET & !a & !b
                   CAS- a DRAMRDY- & RAS- & !RESET & a & !b
# !CACHE & CAS- & DRAMRDY- & !RESET & a & !b
# CAS- & DRAMRDY- & !RESET & a & !b
# CAS- & CLK & !DRAMRDY- & !RESET & a & !b & !RESET & a & b & !RESET & a & b & ...
                !refresh
#!CAS- & !CLK & DRAMRDY- & !RESET & a & !b
# CAS- & !CLK & DRAMRDY- & !RESET & a & b & !lwr);
       !MUXOE~ := (!MUXOE~ & !REF~
                            # REF- & !r
# MUXOE- & RESET
                            # DRAMRDY- & !MUXOE- & !RAS-
# !MEMCS- & !MUXOE- & RAS-
# !MUXOE- & !refresh
                            # !CLK & !MUXOE~);
       !REF- := (MUXOE- & !RESET & r);
       !r := (MUXOE- & !REF- & !RESET & !r
# CLK & MUXOE- & !RAS- & !REF- & !RESET);
                                                                                                                                                                                   240725-98
```

PAL Codes: DRAM 2

Device PAGE2



PAL Codes: DRAM 2 (Continued)



```
PAGE_MODE_DRAM_CTRL_2 flag '-r3'
title 'PAGE MODE DRAM CONTROLLER - PAL 2, INTEL CORPORATION'
      PAGE2 device
                                        'P16R8';
                                                  " ABEL 'don't care' symbol
" ABEL 'clocking input' symbol
" Inputs
     CLK2 pin 1; "80386 CLK2
CLK pin 2; "Processor Clock
RAS- pin 3; "Row Address Strobe
MEMCS- pin 4; "Memory Chip Select
HIT- pin 5; "DRAM Page Hit Signal (unused)
CACHE pin 6; "Hi when 385 is used; otherwise, Low
lwr pin 7; "Latched Write/Read
refresh pin 8; "Refresh Signal
RESET pin 9; "System Reset
" Outputs
     CAS- pin 12; "Column Address Strobe
DRAMRDY- pin 13; "DRAM Ready
a pin 14; "
b pin 16; "
unused pin 16; "
MUXOE- pin 17; "DRAM Address Multiplexer Output Enable
REF- pin 18; "Enables refresh counter instead of MUX
r pin 19;
     Inactive
       inactive_2 = [ 1 , 1 ,0, 0]; "Page Hit, CAS~ and DRAMRDY-
inactive_2
Inactive
illegal_a
illegal_c
illegal_d
illegal_e
illegal_f
illegal_f
                           = [0,0,0,0];
= [0,0,0,1];
= [0,0,1,0];
= [0,1,0,1];
= [0,1,0,1];
= [1,0,0,1];
= [1,0,1,1];
= [1,1,0,1];
= [1,0,0,0];
      illegal_g
illegal_h
illegal_i
illegal_j
      muxstate = [MUXOE-, REF-, r];
enabled = [ 0 , 1 , 1]; "Multiplexer Outputs Enabled
                                                                                                                                                                              240725-99
```

PAL Codes: DRAM 2 (Continued)



```
"Multiplexer Outputs Disabled
"Refresh Address Enabled
"Wait for RAS#
                                                                                                                           , 1];
, 1];
, 0];
, 0];
              disabled 1
                                                                          [ 1 , 1 
 [ 1 , 0 
 [ 1 , 0 
 [ 1 , 1 
 [ 0,0,0]; 
 [ 0,0,1]; 
 [ 0,1,0];
              disabled 2
                                                                                                                                                         "Wait for RAS#
"Refresh Address Disabled
              disabled_3
             disabled_4
illegal_z
illegal_y
illegal_x
state_diagram cstate
                                                             if (CLK & !RAS- & !MUXOE-) then start else idle;
if RESET then idle else
if (CLK & !CACHE # CLK & lwr) then active else
if CLK then wait else start;
if RESET then idle else
if CLK then active else wait;
if RESET then idle else
if (CLK & !MEMCS- & RAS- #
CLK & MEMCS- #
CLK & MEMCS- & !RAS-) then inactive_1
else active:
               state idle:
                state start:
               state wait:
              state active:
            else active;
state inactive 1: if RESET then idle else
if (CLK & IRAS- & lwr) then inactive 2 else
if (IRAS- & !lwr & CACHE) then start else
if (!lwr & !CACHE) then wait else
           if (!lwr & !CACHE) then wait else inactive]:
state inactive 2: if RESET then idle else if CLK then active else inactive_2;
state illegal a: goto idle;
state illegal b: goto idle;
state illegal c: goto idle;
state illegal e: goto idle;
state illegal e: goto idle;
state illegal goto idle;
state illegal goto idle;
state illegal f: goto idle;
state illegal poto idle;
state illegal poto idle;
state illegal i: goto idle;
state illegal i: goto idle;
state illegal i: goto idle;
state illegal j: goto idle;
state diagram muxstate
           state enabled: if (CLK & refresh & RAS- & MEMCS- #


CLK & refresh & !RAS- & !DRAMRDY-) then
disabled l else enabled;
state disabled l: if (RESEI) then enabled else disabled_2;
state disabled_2: if (RESEI) then enabled else
ff (CLK & !RAS-) then disabled_3 else disabled_2;
state disabled 3: if (RESEI) then enabled else disabled_4;
state disabled 4: goto enabled;
state illegal_Z: goto enabled;
state illegal_x: goto enabled;
state illegal_x: goto enabled;
                                                                                                                                                                                                                                                                                                                                                                      240725-A0
```

PAL Codes: DRAM 2 (Continued)



```
test_vectors
    ([CLK2,CLK,MEMCS~,1wr,HIT~,RAS~,refresh,RESET,CACHE] -> [CAS~,DRAMRDY~,MUXOE~,REF-])
              1
                 H
                     R
                                      C
A
S
                                         DRAMRD
                                            M U X O E ~
        L E
K M
C
                     A
S
~
                 I
                           ESET
                              ACHE
          1]; "Cache disabled
                                  "T1
                                                    "T2
                                                    "T2P
                                                    "T2P
                                                    "TIP
                                                    "T2P
                                                    "TIP
                                                    "T2P
                                                    "T2p
                                                    "TIP
                                                    "T2P
                                                    "TIP
                                                    ".T2
                                                    "T2
                                                    "T2P
                                                    "T2P
                                             0.
                                                                                                       240725-A1
```

PAL Codes: DRAM 2 (Continued)



PAL Codes: DRAM 2 (Continued)



```
[c, x, x, 0, x, x, x, 1, 1] -> [1, 1, 0, 1];
[c, 0, 1, 0, x, 1, 0, 0, 1] -> [1, 1, 0, 1];
[c, 1, 1, 0, x, 1, 0, 0, 1] -> [1, 1, 0, 1];
[c, 0, 0, 0, x, 1, 0, 0, 1] -> [1, 1, 0, 1];
[c, 0, 0, 0, x, 1, 0, 0, 1] -> [1, 1, 0, 1];
[c, 0, 1, 0, x, 0, 0, 0, 1] -> [1, 1, 0, 1];
[c, 0, 1, 0, x, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 0, 1, 0, x, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 0, 0, 0, x, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 1, 0, 0, 0, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 1, 0, 0, 0, 0, 0, 0, 1] -> [0, 0, 0, 1];
[c, 0, 0, 0, 0, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 1, 0, 0, 0, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 1, 0, 0, 0, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 0, 1, 0, 0, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 0, 1, 0, 0, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 0, 0, 0, 0, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 0, 0, 0, 0, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 0, 0, 0, 0, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 0, 0, 0, 0, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 0, 0, 0, 0, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 0, 0, 0, 0, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 0, 0, 0, 0, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 1, 0, 1, 0, 0, 0, 0, 0, 1] -> [0, 1, 0, 1];
[c, 1, 0, 1, 0, 0, 0, 0, 1] -> [1, 1, 0, 1];
[c, 0, 1, 1, 0, 0, 0, 0, 1] -> [1, 1, 0, 1];
[c, 0, 1, 1, 0, 0, 0, 0, 1] -> [1, 1, 0, 1];
[c, 1, 0, 1, 0, 0, 0, 0, 1] -> [1, 1, 0, 1];
[c, 0, 0, 1, 0, 0, 0, 0, 1] -> [1, 1, 0, 1];
[c, 0, 0, 1, 0, 0, 0, 0, 0, 1] -> [0, 0, 0, 1];
[c, 1, 0, 1, 0, 0, 0, 0, 0, 1] -> [0, 0, 0, 1];
[c, 1, 0, 1, 0, 0, 0, 0, 0, 1] -> [0, 0, 0, 1];
[c, 1, 0, 1, 0, 0, 0, 0, 0, 1] -> [0, 0, 0, 1];
[c, 1, 0, 1, 0, 0, 0, 0, 0, 1] -> [0, 0, 0, 1];
[c, 1, 0, 1, 0, 0, 0, 0, 0, 1] -> [0, 0, 0, 1];
[c, 1, 0, 1, 0, 0, 0, 0, 0, 1] -> [0, 0, 0, 1];
[c, 1, 0, 1, 0, 0, 0, 0, 0, 1] -> [1, 1, 0, 1];
[c, 1, 0, 0, 0, 0, 0, 0, 1] -> [1, 1, 0, 1];
[c, 1, 0, 0, 0, 0, 0, 0, 1] -> [1, 1, 0, 1];
[c, 1, 0, 0, 0, 0, 0, 0, 1] -> [1, 1, 0, 1];
[c, 1, 0, 0, 0, 0, 0, 0, 1] -> [1, 1, 0, 1];
[c, 1, 0, 0, 0, 0, 0, 0, 1] -> [1, 1, 0, 1];
[c, 1, 0, 0, 0, 0, 0, 0, 1] -> [1, 1, 0, 1];
[c, 1, 0, 0, 0, 0, 0, 0, 0, 1] -> [1, 1, 0, 1];
[c, 1, 0, 0, 0, 0, 0, 0, 0, 1] -> [1
```

PAL Codes: DRAM 2 (Continued)



```
PAGE_MODE_DRAM_CTRL_3 flag '-r3'
title 'PAGE MODE DRAM CONTROLLER - PAL 3, INTEL CORPORATION'
       PAGE3 device 'P16R8';
                     = .X.; "ABEL 'don't care' symbol

= .C.; "ABEL 'clocking input' symbol
" Inputs
      CLK2 pin 1; "80386 CLK2
CLK pin 2; "Processor Clock
ADS- pin 3; "Address Strobe
MREMCS- pin 4; "Memory Chip Select
WR
PIN 6; "System Ready
PIN 6; "DRAM Ready
Unused1 pin 8;
RESET pin 9; "System Reset
 " Outputs
                 pin 12; "active during T2, T2p, and T2i
pin 13; "active during T1p
pin 14; "DRAM Write Enable
pin 15; "DRAM Data Bus Transceiver Enable
pin 16; "DRAM Data Bus Transceiver R/W# Direction signal
pin 18; "Latched Write/Read
pin 18; "Latched Memory Chip Select
d2 pin 19;
       DTR
lwr
mreq
state_diagram [T2X-, T1P-]
      state [1, 1]: if (CLK & !ADS-) then [0, 1] else [1, 1]; state [0, 1]: if RESET then [1, 1] else if (CLK & !ADS- & !READY-) then [1, 0] else if (CLK & ADS- & !READY-) then [1, 1] else [0, 1]; state [1, 0]: if RESET then [1, 1] else [1, 0]; state [0, 0]: goto [1, 1];
state_diagram [WE~]
      state diagram [DEN~]
       state [1]: if (CLK & !MEMCS- & !WR & T2X- # mreq & !T2X- # CLK & mreq & !T1P-) then [0] else [1];
                                                                                                                                                                                      240725-A4
```

**PAL Codes: DRAM 3** 



```
state [0]: if RESET then [1] else if (CLK & !READY~) then [1] else [0];
state diagram [DTR]
   state_diagram [lwr]
    state diagram [mreq]
    state [0]:     if (CLK & !MEMCS-) then [1] else [0];
state [1]:     if RESET then [0] else
if (!READY- & MEMCS-) then [0] else [1];
test_vectors
    ([CLK2,CLK,ADS-,WR,MEMCS-,READY-,RESET] ->
[T2X-,T1P-,DEN-,lwr,WE-,DTR, mreq])
     C C A W M R R L L D R E E E E E K K S M A S 2 - C D E S Y T
                               T T D 1 W D 2 1 E W E T X P N r - R
   240725-A5
```

PAL Codes: DRAM 3 (Continued)

```
0, 0, 0, 1, 0]
0, 0, 0, 0, 0, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
0, 1, 0, 0, 0]
0, 1, 0, 0, 0]
0, 1, 0, 0, 0]
1, 1, 1, 1, 1, 0]
1, 1, 1, 1, 0]
0, 0, 0, 0, 1, 0]
0, 0, 0, 0, 0, 0]
1, 1, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
1, 0, 1, 1, 0]
\(\begin{align*} \quad \
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "TIP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ]; "T2P
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    1];
1]; "T2P
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0]; "T2i
0];
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 "T2P
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      240725-A6
```

```
[c, 0, 1, 0, 1, 1, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2
[c, 1, 1, 0, 1, 1, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2
[c, 0, 1, 0, 1, 1, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2
[c, 1, 1, 0, 1, 1, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2
[c, 1, 1, 0, 1, 1, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2
[c, 0, 1, 0, 1, 1, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2
[c, 1, 1, 0, 1, 1, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2
[c, 0, 1, 0, 1, 1, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2
[c, 0, 1, 0, 1, 1, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2
[c, 0, 1, 0, 1, 1, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2
[c, 0, 1, 0, 1, 1, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2
[c, 1, 1, 0, 1, 1, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2
[c, 1, 1, 0, 1, 1, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2
[c, 1, 1, 0, 0, 0, 0, 0, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2P
[c, 1, 0, 0, 0, 0, 0, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2P
[c, 1, 0, 0, 0, 0, 0, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2P
[c, 1, 0, 0, 0, 0, 0, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2P
[c, 1, 0, 0, 0, 0, 0, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2P
[c, 1, 0, 0, 0, 0, 0, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T1P
[c, 0, 0, 0, 0, 0, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T1P
[c, 0, 0, 0, 0, 0, 0, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T1P
[c, 0, 0, 0, 0, 0, 0, 0] -> [0, 1, 0, 0, 1, 1, 1]; "T2P


end PAGE_MODE_DRAM_CTRL_3;
```

PAL Codes: DRAM 3 (Continued)

```
ABEL(tm) 3.10 - Document Generator 14-Feb-90 09:54 AM
PAGE MODE DRAM CONTROLLER - PAL 3, INTEL CORPORATION
Equations for Module PAGE MODE DRAM CTRL 3
Device PAGE3
- Reduced Equations:
      !T2X- := (CLK & !RESET & !T1P- & T2X-
# READY- & !RESET & T1P- & !T2X-
# !CLK & !RESET & T1P- & !T2X-
# !ADS- & CLK & T1P- & T2X-);
       !T1P- := (!CLK & !RESET & !T1P- & T2X-
# !ADS- & CLK & !READY- & !RESET & T1P- & !T2X-);
       !WE- := (READY- & !RESET & !WE-
# !CLK & !RESET & !WE-
# !T1P- & WE- & lwr
                      # CLK & !MEMCS- & T2X- & WE- & WR);
      !DEN- := (!DEN- & READY- & !RESET
# !CLK & !DEN- & !RESET
# CLK & DEN- & !T1P- & mreq
# DEN- & !T2X- & mreq
# CLK & DEN- & !MEMCS- & T2X- & !WR);
       !DTR := (!DTR & !RESET & 1wr
                     # IDEN- & IDTR & IRESET
# CLK & IDTR & IRESET
# DTR & !TIP- & lwr
# CLK & DTR & !MEMCS- & T2X- & WR);
      !mreq := (MEMCS- & !READY-
                        # RESET & mreq
# MEMCS- & !mreq
# !CLK & !mreq);
                                                                                                                                                                 240725-A8
```

PAL Codes: DRAM 3 (Continued)





PAL Codes: DRAM 3 (Continued)



```
PAGE_MODE_DRAM_CTRL_4 flag '-r3'
module
title 'PAGE MODE DRAM CONTROLLER - PAL 4, INTEL CORPORATION'
     PAGE4 device
                                   'P16R8';
                                          " ABEL 'don't care' symbol
" ABEL 'clocking input' symbol
                        .X.;
.C.;
" Inputs
    CLOCK pin 1;

DO pin 2;

D1 pin 3;

D2 pin 4;

D3 pin 5;

D4 pin 6;

D5 pin 7;

D6 pin 8;

D7 pin 9;


OE pin 11;
" Outputs
                pin 12;
pin 13;
pin 14;
pin 15;
pin 16;
pin 17;
pin 18;
pin 19;
     A0
A1
A2
A3
A4
A5
A6
A7
addr = [A7..A0];
equations
     addr := addr + 1;
end PAGE_MODE_DRAM_CTRL_4;
                                                                                                                                      240725-A9
```

PAL Codes: DRAM 4



PAL Codes: DRAM 4 (Continued)





PAL Codes: DRAM 4 (Continued)

```
IO_CTRL_1 flag '-r3' MOSTA GOTISCO USTIAL B VAS _SELECTIVO MARGISCOM SDAS
module
               '10 BUS CONTROLLER - PAL 1, INTEL CORPORATION'
title
                                  'P16R4';
     101
                device
                                                           " ABEL 'don't care' symbol
                                .X.;
.C.;
                                                           " ABEL 'clocking input' symbol
      C
" Inputs
                        pin
                                        "Processor Clock
                                       "Processor Clock
"System Reset
"Memory (EPROM) Read Command
"1/0 Read Command
"1/0 Write Command
"Interrupt Acknowledge
"1/0 Bus Data Transceiver Enable
"1/0 - EPROM Ready
"82510 Chip Select
"PAL output Enable
"8259A-2 Chip Select
      RESET
                        pin
                        pin
                               3;
      IORC-
                       pin 4;
      IOWC~
                        pin
                               5;
      INTA-
                       pin 6;
pin 7;
      DEN-
                       pin 8;
pin 9;
pin 11;
pin 12;
      IORDY-
L510CS-
      OEN-
      L59CS~
      LEPROM~
                                        "EPROM Chip Select
                       pin 13;
      unused 0
                        pin 18;
      unused_1
                       pin 19;
" Outputs
                        pin 14;
pin 15;
pin 16;
      delay
      s2
s1
                        pin 17;
      so
                            [delay, $2, $1, $0];

[1 , 1 , 1 , 1 ];

[1 , 0, 1 , 0];

[1 , 0, 1 , 0];

[1 , 0, 0, 1 , 0];

[1 , 0, 0, 0, 0];

[1 , 1, 0, 0];

[1 , 1, 0, 0];

[1 , 1, 0, 1];

[0 , 1, 1];
      dstate
      idle
      start
     wait_13
wait_12
wait_11
wait_10
      active
state diagram dstate
                           if (!DEN- & !MRDC- # !DEN- & !IORC- # 
!DEN- & !IOWC- # !DEN- & !INTA-) then start
      state idle:
                           else idle;
if (!L510CS- & !IOWC-) then wait 14 else
if (!L510CS- & !IOWC-) then wait 13 else
if (!L59CS- & !IOWC-) then wait 11 else
if (!LEPROM-#!L59CS- & !IOWC-#!INTA-) then wait_10;
      state start:
      state wait 14: goto wait 13;
                                                                                                                                                      240725-B1
```

```
state wait_13: goto wait_12;
state wait_12: goto wait_11;
state wait_11: goto wait_10;
state wait_10: goto active;
state wait_10: goto active;
state active: if !IORDY- then idle else active;
end IO_CTRL_1;
^Z
240725-B2
```

PAL Codes: IO-1




```
ABEL(tm) 3.10 - Document Generator
10 BUS CONTROLLER - PAL 1, INTEL CORPORATION
Equations for Module IO_CTRL_1

Device IO1

- Reduced Equations:
| delay := (IORDY- & !delay & so & sl & s2 # delay & so & !sl & s2);
| !s2 := (delay & sl & !s2 # !IORC- & !LISIOCS- & delay & !so & sl # !IORC- & !ISIOCS- & delay & !so & sl;
| # !IORC- & !ISIOCS- & delay & !so & s2 # !IORC- & !IORC- & !IORC- & delay & !so & s2 # !IORC- & !IORC- & !IORC- & delay & !so & s2 # !IORC- & !IORC-
```

PAL Codes: IO-1 (Continued)





PAL Codes: IO-1 (Continued)




```
module
                  IO_CTRL 2 flag '-r3'
                 'IO BUS CONTROLLER - PAL 2, INTEL CORPORATION'
title
                                       'P16R6';
                                                                    " ABEL 'don't care' symbol
" ABEL 'clocking input' symbol
                                       .X.;
" Inputs
                                              "Processor Clock
"System Reset
"Latched M/IO#
"Latched M/R#
"Latched ALE
"82510 Chip Select
"8259A-2 Chip Select
"EPROM Chip Select
"FPROM Chip Select
"I/O-EPROM Ready (n-1)
"I/O-EPROM Ready (n-2)
                           pin
                                     1;
2;
3;
4;
5;
6;
7;
8;
9;
       RESET
                           pin
       LMIO
       LDC
                            pin
       LWR
                           pin
pin
       LALE
       L510CS-
                            pin
       L59CS-
LEPROM-
                           pin
       OEN~
                            pin 11;
       rdy-
rdy510~
                           pin 12;
pin 19;
" Outputs
                            pin 13;
                                                "I/O Recovery Time
        recovery
       sl
s0
                           pin 14;
pin 15;
                           pin 16;
pin 17;
pin 18;
        IORC-
                                                "I/O Read Command
                                               "I/O Write Command
"Memory (EPROM) Read Command
        IOWC~
       MRDC~
                                 rstate
                           =
       idle active
        inactive_0 =
       inactive_0 = inactive_1 = inactive_2 = inactive_3 = illegal_a = illegal_b =
                                      0
                                                 , 0 , 1 ];
state diagram rstate
                                         if (!IORC- # !IOWC-) then active else idle;
if (IORC- # IOWC-) then inactive_0 else active;
goto inactive_1;
goto inactive_2;
goto idle;
goto idle;
goto idle;
        state idle:
state active:
        state inactive_0:
        state inactive 1: state inactive 2:
       state inactive_3:
state illegal_a:
state illegal_b:
                                                                                                                                                                             240725-B4
```

PAL Codes: 10-2



PAL Codes: IO-2 (Continued)





PAL Codes: IO-2 (Continued)

```
'IO BUS CONTROLLER - PAL 2, INTEL CORPORATION'
title
       103
                   device
                                       'P16R6';
                                                                   " ABEL 'don't care' symbol
" ABEL 'clocking input' symbol
                                      .X.;
.C.;
" Inputs
                                              "Processor Clock
                           pin
                                             "System Reset
"Latched M/IO#
"Latched D/C#
"Latched W/R#
       RESET
                                   3;
4;
5;
       LMIO
                            pin
       LDC
                            pin
       LWR
                            pin
                                              "Latched ALE
"82510 Chip Select
"8259A-2 Chip Select
       LALE
                           pin 6;
pin 7;
       L510CS~
                            pin 8;
                                             "EPROM Chip Select
"PAL Output Enable
"I/O-EPROM Ready (n-1)
"I/O-EPROM Ready
                           pin 9;
pin 11;
pin 12;
pin 19;
       LEPROM~
       OEN-
       rdy-
IORDY-
" Outputs
       INTA-
                            pin 13;
                                               "Interrupt Acknowledge
        st0
                            pin 14;
                            pin 15;
pin 16;
pin 17;
                                               "I/O Bus Transceiver Enable
       DEN-
       st1
DTR
                                               "I/O Bus Transceiver Direction
                            pin 18;
       st2
state_diagram [INTA-, st0]
      state [1, 1]: if (!LMIO & !LDC & !LWR & LALE) then [1, 0] else [1, 1]; state [1, 0]: if RESET then [1, 1] else if !LALE then [0, 0] else [1, 0]; state [0, 0]: if RESET then [1, 1] else if !rdy~ then [1, 1] else [0, 0]; state [0, 1]: goto [1, 1];
state_diagram [DEN-, stl]
       state [1, 1]: if LALE & (!LEPROM- # !L510CS- # !L59CS-) then [1, 0] else
      state [1, 0]: if RESET then [0, 0] else [1, 1]; if RESET then [1, 1] else if !LALE then [0, 0] else [1, 0]; state [0, 0]: if RESET then [1, 1] else if !rdy- then [1, 1] else [0, 0]; state [0, 1]: goto [1, 1];
state_diagram [DTR, st2]
                                                                                                                                                                                 240725-B7
```

```
state [1, 1]: if LALE & (!LEPROM- # !L510CS- # !L59CS-) & LWR then [0, 1]


else [1, 1];
state [0, 1]: if RESET then [1, 1] else
if !IORDY- then [0, 0] else [0, 1];
state [0, 0]: goto [1, 1];
state [1, 0]: goto [1, 1];
end IO_CTRL_3;
^2
```

PAL Codes: IO-3



PAL Codes: IO-3 (Continued)





PAL Codes: IO-3 (Continued)



```
IO CTRL 4 flag '-r3'
module
                  'IO BUS CONTROLLER - PAL 2, INTEL CORPORATION'
title
                                         'P16R6';
                                                    " ABEL 'don't care' symbol
" ABEL 'clocking input' symbol
                                        .X.:
                                        .C.;
" Inputs
                            pin 1;
pin 2;
pin 3;
pin 4;
pin 5;
pin 6;
pin 7;
pin 8;
pin 9;
pin 11;
pin 12;
pin 12;
                                                 "Processor Clock
"System Reset
"Latched M/IO#
"Latched D/C#
"Latched W/R#
"Latched ALE
       RESET
       LMIO
       LDC
LWR
       LALE
       delay
                                                 "Delay Signal for Wait State Generation
       unused_0
       unused_1
OEN~
                                                 "PAL Output Enable
       unused_3
unused_4
" Outputs
                            pin 13;
pin 14;
pin 15;
pin 16;
pin 17;
                                                 "I/O-EPROM Ready
"I/O-EPROM Ready (n-1)
"I/O-EPROM Ready (n-2)
        IORDY-
       rdy-
rdy510-
       nc_0
nc_1
nc_2
                                      18;
                             pin
        rstate
                                   [IORDY-, rdy-, rdy510-];
        idle
       rdy2
rdy1
        rdy0
illegal_a
illegal_b
                                                    0
                                                                  0
                                         0
       illegal_c
illegal_d
                                                     0
                                         0
                                                                  0
state diagram rstate
                                            if (LMIO & !LDC & LWR & LALE) then rdyl else
if idelay then rdy2 else idle;
if RESET then idle else rdyl;
if RESET then idle else
if !LALE then rdy0 else rdyl;
        state idle:
        state rdy2:
        state rdyl:
       state rdy0:
state illegal a:
state illegal b:
state illegal c:
                                            goto idle;
goto idle;
goto idle;
                                            goto idle;
                                                                                                                                                                                 240725-C0
```

PAL Codes: 10-4

240725-C1

```
ABEL(tm) 3.10 - Document Generator
10 BUS CONTROLLER - PAL 2, INTEL CORPORATION
Equations for Module 10_CTRL_4
Device IO4
```

- Reduced Equations:

!IORDY- := (IORDY- & !LALE & !RESET & rdy510- & !rdy-); !rdy- := (IORDY- & LALE & !RESET & rdy510- & !rdy-# IORDY- & !RESET & !rdy510- & rdy-# IORDY- & LALE & !LDC & LMIO & LWR & rdy510- & rdy-);


!rdy510- := (IORDY- & !LALE & !delay & rdy510- & rdy-# IORDY- & !LWR & !delay & rdy510- & rdy-# IORDY- & LDC & !delay & rdy510- & rdy-# IORDY- & !LMIO & !delay & rdy510- & rdy-);

240725-C2

PAL Codes: IO-4 (Continued)

15-Feb-90 06:55 PM





PAL Codes: IO-4 (Continued)



```
LADDR_DEC flag '-r3'
module
title 'LOCAL DECODE LOGIC - INTEL CORPORATION'
      LADDR PAL
                         device
                                        'P16L8';
                                 "ABEL don't care symbol
"ABEL clocking input symbol
"logic 1
"logic 0
     x = .X.;
c = .C.;
h = 1;
l = 0;
" Inputs
              pin 1; "ADS#
pin 2; "M/IO#
pin 3; "Addr bit 31
pin 4; "Addr bit 30
pin 5; "Addr bit 29
     M IO~
A31
A30
" Outputs
     X16- pin 18; "indicates a 16-bit access
LBA- pin 17; "local bus access
NCA- pin 16; "non-cache access
equations
     !X16-- = !ADS- & M_IO- & A31 & A30 & A29;
LBA-- = h;
NCA-- = h;
end LADDR_DEC;
                                                                                                                                 240725-C3
```


```
ABEL(tm) 3.10 - Document Generator
LOCAL DECODE LOGIC - INTEL CORPORATION
Equations for Module LADDR_DEC

Device LADDR_PAL

- Reduced Equations:
!X16- = (A29 & A30 & A31 & !ADS- & M_IO-);
!LBA- = (0);
!NCA- = (0);
```

**PAL Codes: Local Decoder** 





PAL Codes: Local Decoder (Continued)



```
module READY flag '-r3'

title 'READY_LOGIC - INTEL CORPORATION'

RDY device 'P16L8';

"Inputs

DRAMRDY- pin 1; "DRAM READY#
IORDY- pin 2; "IO/EPROM READY#
RDYEN- pin 3; "RDYEN# of 82385
RDY385- pin 4; "READYO# OF 82385
RDY385- pin 4; "READYO# OF 82387
CACHE pin 6; "High if cache exits; otherwise, Low

"Outputs

READY- pin 12; "READY# for 80386
BREADY- pin 13; "BREADY# for 82385

equations

!BREADY- !IORDY-#!IORDY-;
!READY- = (CACHE & RDY385-) #!RDY387-#
(CACHE & (IDRAMRDY-#!IORDY-));

end READY;

end READY;
```

```
ABEL(tm) 3.10 - Document Generator 15-Feb-90 07:02 PM
READY LOGIC - INTEL CORPORATION
Equations for Module READY

Device RDY

- Reduced Equations:


IBREADY- = (IIORDY- # !DRAMRDY-);

!READY- = (ICACHE & !IORDY- # !DRAMRDY- # !DRAMRDY- # !DRAWRDY- # !DRAWRDY- # !DRAWRDY- # !DRAWRDY- # !RDYEN- # !DRAWRDY- & !RDYEN- # !RDY387- # CACHE & !RDY385-);

# CACHE & !RDY385-);
```


**PAL Codes: Ready** 






PAL Codes: Ready (Continued)














1-291











Cache Cycle






Cache Cycle (Continued)






Cache Cycle (Continued)










Cache Cycle (Continued)









**EPROM** and I/O Cycles






EPROM and I/O Cycles (Continued)









EPROM and I/O Cycles (Continued)







EPROM and I/O Cycles (Continued)



# APPENDIX D TIMING EQUATIONS

EQUATIONS FOR DRAM TIMINGS (NO CACHE CONFIGURATION):

Read and Write Cycles (Common Parameters):

tRC: Random Read or Write Cycle Time

tRP: RAS# Precharge Time CLK2 × 4

tRAS: RAS# Pulse Width CLK2 × 4

A random DRAM cycle may have a RAS# pulse which is only four CLK2 periods wide. This is the case if the cycle is followed by Idle cycles (DRAMs not selected or Ti's) or a DRAM page miss.

tCAS (Read): CAS# Pulse Width CLK2 × 3

CAS# pulses can be as narrow as three CLK2 cycles during Page Mode read cycles.

tCAS (Write): CAS# Pulse Width CLK2 × 2

CAS# pulses can be as narrow as two CLK2 cycles during Page Mode write cycles.

tASC: Column Address Setup Time

The Column Address becomes valid as RAS# switches from High to Low or as the 386 address becomes valid while RAS# is already Low (i.e., Page Mode, Pipelined cycles)

tCAH: Column Address Hold Time

 ${\sf CLK2} + {\sf AS373.GtoO.tpd.min} + {\sf ACT258.ltoZ.tpl.min} - {\sf AS32.tphl.max}$ 

The CAL (Column Address Latch) signal is activated one CLK2 period after the active-going edge of CAS#.

tAR: Column Address Hold Time to RAS#
CLK2 × 3 + AS373.GtoO.tod.min +

ACT258.ltoZ.tpl.min — RAS.Delay.max

tRCD: RAS# to CAS# Delay Time

CLK2 × 2 + AS32.tphl.min - RAS.Delay.max

tRAD: RAS# to Column Address Delay Time
(min) ACT258.StoZ.tphl.min + Delay.min RAS.Delay.max

(max) ACT258.StoZ.tphl.max + Delay.max + ACT258.Cap.Derating - RAS.Delay.min

tRSH: RAS# Hold Time
CLK2 × 2 - AS32.tphl.max + RAS.Delay.min

The worst case occurs when a DRAM Page miss or Idle is detected at the end of the current DRAM Page miss cycle.

tCSH: CAS# Hold Time
CLK2 × 6 + AS32.tplh.min - RAS.Delay.max

tCRP: CAS# to RAS# Precharge Time
CLK2 × 2 + RAS.Delay.min - AS32.tplh.max

This is guaranteed by the DRAM control state machine.

tASR: Row Address Setup Time

CLK2 × 2 - t6.max - 386.Cap.Derating - ACT258.ItoZ.max - ACT258.Cap.Derating + H124.tpd.min + H125.tpd.min + PAL.tco.min + RAS.Delay.min

tRAH: Row Address Hold Time

ACT258.StoZ.tphl.min + Delay.min - RAS.Delay.max

tT: Transition Time (Rise and Fall)

tREF: Refresh Period

tREF2: Refresh Period

1

#### Read Cycles:

tRAC: Access Time

 $\mathsf{CLK2} \times 6 - \mathsf{H124}.\mathsf{tpd.max} - \mathsf{H125}.\mathsf{tpd.max} - \mathsf{PAL.tco.max} - \mathsf{t21}.\mathsf{min} - \mathsf{F245}.\mathsf{max} - \mathsf{RAS.Delay.max}$ 

tCAC: Access Time from CAS#

CLK2 × 3 - H124.tpd.max - H125.tpd.max - PAL.tco.max - AS32.tphl.max - t21.min - F245.max

tAA: Access Time from Address

CLK2 × 6 - t6.max - 386,Cap.Derating - AS373.DtoO.max - ACT258.ltoZ.tp.max - ACT258.Cap.Derating - t21.min - F245.max

tRCS: Read Command Setup Time CLK2 + AS32.tphl.min

tRCH: Read Command Hold Time to CAS#

CLK2 - AS32.tplh.max

tRRH: Read Command Hold Time to RAS#

CLK2 - RAS.Delay.max

tOFF: Output Buffer Turn-off Time  $CLK2 \times 2 + F245.tzh.min$ 

Write Cycles:

tWCS: Write Command Setup Time CLK2 × 3 + AS32.tphl.min

tWCH: Write Command Hold Time CLK2 × 2 - AS32.tplh.max

tWCR: Write Command Hold Time to RAS#  $CLK2 \times 6 - RAS.Delay.max$ 

tWP: Write Command Pulse with  $CLK2 \times 5$ 

tRWL: Write Command to RAS# Lead Time  $CLK2 \times 5 + RAS.Delay.min$ 

tCWL: Write Command to CAS# Lead Time

tDS: Data-in Setup Time
CLK2 × 3 + H124.tp.min + H125.tp.min +
AS32.tphl.min - T12.max - F245.tp.max

tDH: Data-in Hold Time CLK2 × 2 + F245.tpz.min - AS32.tphl.max

tDHR: Data-in Hold Time to RAS#

CLK2 × 6 + F245.tpz.max + RAS.Delay.min

Page Mode Cycles:

tPC: Page Mode Cycle Time

CLK2 × 4

tRAPC: Page Mode RAS# Pulse Width
CLK2 × 4

tRSW: RAS# to Second WE# Delay Time CLK2 × 7 - RAS.Delay.max

tCP: CAS# Precharge Time
CLK2

tWI: Write Invalid Time CLK2

tCAP: Access Time from Column Precharge Time

CLK2 × 4 - H124.tp.max - H125.tp.max 
PAL.tco.max - t21.min - F245.max

	Parameter	80386-33 Minimum	Maximum			
		15.00	33.33			
1 2a	CLK2 Period CLK2 High Time	6.25	62.30			
2a 2b	CLK2 High Time	4.50				
:3a	CLK2 Low Time	6 25				
3b	CLK2 Low Time CLK2 Low Time	4 50				
4	CLK2 Fall Time		4.00			
.5	CLK2 Rise Time		4.00			
t 6	A2-A31 Valid Delay	4.00	15.00			
t7	A2-A31 Float Delay	4.00	20.00			
t8	BEO#-BE3#, LOCK# Valid Delay	4.00	15.00			
t9	BEO#-BE3#, LOCK# Valid Delay BEO#-BE3#, LOCK# Float Delay	4.00	20.00			
t10	W/R#. M/IO#. D/C#. ADS# Valid Delay	4.00	15.00			
t11	W/R#, M/IO#, D/C#, ADS# Float Delay	4.00	25.00			
t12	DO-D31 Write Data Valid Delay	5.00	24.00			
13	DU-D31 Float Delay	4.00	17.00			
t14	HLDA Valid Delay	4.00	20.00			
t15 t16						
t16 t17	NA# Hold Time BS16# Setup Time	5.00				
t18	BS16# Hold Time	3.00				
t19	Ready# Setup Time	7.00				
t20	Pandud Hald Wime	4.00				
t21	DO-D31 Pand Setup Time	5 00				
t22	D0-D31 Read Setup Time D0-D31 Read Hold Time	3.00				
t23	HOLD Setup Time	11.00				
t24						
t25	RESET Setup Time	8.00				
t26	RESET Hold Time	3.00				
t27						
t28 t29	NMI, INTR Hold Time	5.00				
t30	PEREQ, ERROR#, BUSY# Setup Time PEREQ, ERROR#, BUSY# Hold Time	4.00				
PAL SPE	CIFICATIONS				SHOT SECURE PERCENTAGE	
Symbol	Parameter		Minimum 1			
			00.5			
ts	Input or Feedback Setup Time Clock to Output		7.00	6.50		
	************************			**********		
	RESS LATCH SPECIFICATIONS 3B (IDT)		E0 -P			
/4FCI04	Parameter		50 pF Minimum H	la w t mum		
			3.00	6.50		
Symbol				6.50		
Symbol						
Symbol tplh tph1	Dn to On Propagation Delay			8.00		
Symbol tplh tph1 tplh			3.00 6.00 4.00	8.00		
Symbol tplh tphl tplh tphl	Dn to On Propagation Delay		6.00 4.00 2.00	8.00		
Symbol tplh tph1	Dn to On Propagation Delay G to On Propagation Delay Setup Time		6.00 4.00 2.00	8.00		
symbol tplh tphl tphh tphl tphh tphl ts	Dn to On Propagation Delay G to On Propagation Delay Setup Time Hold Time		6.00 4.00 2.00 3.00	8.00		
tplh tph1 tph1 tph1 tph1 tph1	Dn to On Propagation Delay G to On Propagation Delay Setup Time		6.00 4.00 2.00 3.00	8.00		

**Timings for No Cache Configuration** 



	ESS COMPARATOR SPECIFICATIONS B (Performance)			
Symbol	Parameter	Minimum	Maximum	
tplh tphl	An or Bn to Q Propagation Delay	1.50	5.50 5.50	
tplh	I to Q Propagation Delay	1.50	4.60	
tphl		1.50	4.60	
22 22 72 74 24 24 24 24 24		09(-8)		
	RESS MULTIPLEXER SPECIFICATIONS			
74ACT258				
Symbol	Parameter	Minimum	Maximum	
	C to Be Democration Delay	1.00		
tplh tphl	S to En Propagation Delay	1.00	11.00	
tplh	E# to Zn Propagation Delay	1.00	9.50	
tph1 tplh	In to En Propagation Delay	1.00		
tphi	In to an Propagation Detay	1.00		
		***********		
DATA TRA	ANSCEIVER SPECIFICATIONS			
74F245				
Comb o 1	Parameter 1	Minimum	Mawimum	
Symbol	Parameter	Minimim	Maximum	
tplh	An to Bn or Bn to An Propagation Delay	2.50		
tphl	Outside Parkla Man	2.50		
tzh	Output Enable Time	3.50		
tphs	Output Disable Time	3.00	7.50	
tplz		2.00	7.50	
-			***********	
gov mar 1	ADDRESS LATCH SPECIFICATIONS			
74AS573	ADDRESS LATCH SPECIFICATIONS			
Symbol	Parameter	Minimum	Maximum	
tplh	Dn to On Propagation Delay	3.00	6.00	
tplh tphl	Dn to On Propagation Delay	3.00	6.00	
tplh tphl tplh		3.00	6.00 6.00 11.50	
tplh tphl tplh tphl tphl	On to On Propagation Delay G to On Propagation Delay Setup Time	3.00 3.00 6.00 4.00 2.00	6.00 6.00 11.50 7.50	
tplh tphl tplh tphl	Dn to On Propagation Delay G to On Propagation Delay	3.00 3.00 6.00 4.00	6.00 6.00 11.50 7.50	
tplh tphl tplh tphl tphl	On to On Propagation Delay G to On Propagation Delay Setup Time	3.00 3.00 6.00 4.00 2.00	6.00 6.00 11.50 7.50	
tplh tphl tplh tphl tphl ts	Dn to On Propagation Delay G to On Propagation Delay Setup Time Hold Time	3.00 3.00 6.00 4.00 2.00	6.00 6.00 11.50 7.50	
tplh tphl tplh tphl tphl	Dn to On Propagation Delay G to On Propagation Delay Setup Time Hold Time	3.00 3.00 6.00 4.00 2.00 3.00	6.00 6.00 11.50 7.50	
tplh tphl tplh tphl tphl ts th	Dn to On Propagation Delay G to On Propagation Delay Setup Time Hold Time	3.00 3.00 6.00 4.00 2.00 3.00	6.00 6.00 11.50 7.50	
tplh tphl tphl tphl ts th  RAS# DEI	Dn to On Propagation Delay G to On Propagation Delay Setup Time Hold Time LAY Parameter	3.00 3.00 6.00 4.00 2.00 3.00	6.00 6.00 11.50 7.50	
tplh tphl tplh tphl tphl ts th	Dn to On Propagation Delay G to On Propagation Delay Setup Time Hold Time	3.00 3.00 6.00 4.00 2.00 3.00	6.00 6.00 11.50 7.50	
tplh tphl tphl tphl tphl ts th  RAS# DEI Symbol	Dn to On Propagation Delay G to On Propagation Delay Setup Time Hold Time LAY Parameter	3.00 3.00 6.00 4.00 2.00 3.00	6.00 6.00 11.50 7.50 Maximum	

Timings for No Cache Configuration (Continued)



OR SPECT	FICATIONS			
	Parameter	Minimum Maximum		
	Propagation Delay	1.00 5.80 1.00 5.80		
*******	***************************************			************
DRAM TI	ING REQUIREMENTS			
	Parameter	For 80386-33 Minimum Maximum	Timing Marc	gin (NMB 2801-06)
	Parameter			
Read and	Write Cycles (Common Parameters): Random Read or Write Cycle Time	150.00 60.00 60.00	29.00	
ERP	RAS# Precharge Time	60.00 60.00	5.00	
tRAS	RAS# Pulse Width	60.00	0.00	
tCAS	CAS# Pulse Width (Read)	45.00	34.00	
tCAS	CAS# Pulse Width (Write)	30.00	25.00	
tASC	Column Address Setup Time	9.70	9.70	
tCAH	Column Address Hold Time	45.00 30.00 9.70 14.20	34.00 25.00 9.70 8.20	
tAR	CAS\$ Pulse Width (Read) CAS\$ Pulse Width (Write) Column Address Setup Time Column Address Bold Time to RAS\$ RAS\$ to CAS\$ Delay Time RAS\$ to COlumn Address Bold Time to RAS\$	50.00	10.00	
tRCD	RAS# to CAS# Delay Time	31.00	25.00	14.00
tRAD	RAS# to Column Address Delay Time	5.00 21.30	1.00	6.70
tRSH	RAS# Hold Time	24.20	51.00	
tCSH	CAS# Hold Time	91.00	21.20	
tCRP	CAS# to RAS# Precharge Time Row Address Setup Time	24.20 5.45 5.00	3.45	
task	Row Address Setup Time	5.45	3.00	
tRAH	Row Address Hold Time	5.00	3.00	
tT tREF	Transition Time (Rise and Fall) Refresh Period			
tREF2	Refresh Period			
Read Cv	alan:			
tRAC	Access Time	68.25	8.25	
tCAC	Access Time	68.25 17.45 41.20 16.00 9.20	6.45	
tAA	Access Time from Address	41.20	9.20	CONTRACTOR TO A SOCIETY OF THE PROPERTY OF THE PARTY OF T
tRCS	Access Time from CAS\$ Access Time from Address Read Command Setup Time	16.00	16.00	
tRCH	Read Command Hold Time to CAS#	9.20	9.20	
tRRH	Read Command Hold Time to CAS# Read Command Hold Time to RAS#	9.20	15.00	Secretary 9. descript
tOFF	Output Buffer Turn-off Time	33.00		16.00
Write C	ycles:		46.00	
tWCS	Write Command Setup Time Write Command Hold Time	46.00	19.20	
tWCH	Write Command Hold Time	24.20 90.00	50.00	
tWCR	Write Command Hold Time to RAS#	75.00	70.00	
t WP	Write Command Pulse Width	75.00	62.00	
tRWL tCWL	Write Command to RAS# Lead Time Write Command to CAS# Lead Time	75.00 75.00	70.00	
tDS	Data-in Setup Time	17.75	17.75	
tDH	Data-in Hold Time	26.20	21.20	
tDHR	Data-in Hold Time to RAS#	97.50	57.50	
Page Mo	de Cycles:			
tPC		60.00	23.00	
tRAPC	Page Mode RAS# Pulse Width	60.00		
tRSW	Page Mode Cycle Time Page Mode RAS# Pulse Width RAS# to Second WE# Delay Time	105.00		
tCP	CAS# Precharge Time	15.00	10.00	
tWI	CAS# Precharge Time Write Invalid Time	15.00		4.00
tCAP	Access Time from Column Precharge Time	38.25		4.25

Timings for No Cache Configuration (Continued)

Symbol	Parameter	For 80386-33 Minimum Maximum
tpd	Available Propagation Delay	8.7
	RESS COMPARATOR REQUIREMENTS	
Symbol	Parameter Appear access	For 80386-33 Minimum Maximum
tpd	Available Propagation Delay	8.75
NA# SET		794.53
Symbol	Parameter	Minimum Maximum
tNA#	Available NA# Setup Time	5.25
QUAD TT	L TO 10KH-ECL TRANSLATOR	00 18 00 18 00 18 00 18
Symbol	Parameter	Minimum Maximum
tpd	Propagation Delay	2.75 3.2
QUAD 101 MC10H12	KH-ECL to TTL TRANSLATOR	5. f.
Symbol	Parameter	Minimum Maximum
tpd	Propagation Delay	0.00 0.00
DELAY E	LEMENT	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Parameter	Minimum Maximum
Symbol		

240725-D0

Timings for No Cache Configuration (Continued)



DRAM SPI	ECTFICATIONS	CUCC X S + ASSYS	
Symbol	NMB 2801-06 Minimum Maximum	VITELIC V53C256 (70 ns) Minimum Maximum	ed and Write Cycles (Common Phrangetors):
tRC tRP	121.00 55.00	130.00	
tRAS	60.00 100000	70.00 75000.00	
tCAS	11.00	15, 20 75000.00	
tCAS	5.00	0.00	
tCAH	6.00	15.00	
tAR tRCD	40.00 6.00 45.00	55.00 25.00 55.00	
tRAD	4.00 28.00	20.00 35.00	
tRSH	15.00	15, 25	
tCSH tCRP	40.00	70.00	
tASR	2.00	0.00	
trah tr	2.00	15.00 3.00 25.00	
tREF			
tREF2	50.00	70.00	
tCAC	60.00	15.00	
tAA	32.00	35.00	
tRCS	0.00	0.00	
tRRH	0.00	5.00	
tOFF	0.00	0.00 15.00	
tWCH	5.00	15.00	
tWCR	40.00	55.00	
tWP tRWL	5.00	15.00	
tCWL	5.00	20.00	
tDS tDH	0.00	0.00	
tDHR	40.00	55.00	
tPC tRAPC	37.00	50.00	
tRSW			
tCP tWI	5.00	15.00	
tCAP	34.00	45.00	
-			2 × 2 × 2
			240725-D1
			s during Pare Mode write cycles.
CAPACIT	TIVE LOAD TIMING DERATING	G FOR 74ACT258	
Load Ca	pacitance (pF) Add	itional Propagation Delay (ns	SC Column Actives Serup Time
60.0	0	0.26 / 0.02625- 1.21251	
80.0	d min + PALITEO min of	0.26 (p = 0.02625q - 1.3125) 0.79	
100.0	00	0.89 (p = 0.022q - 1.3125)	
140.0	10	1.33	
160.0	Told Time 0	2.21	
180.0		2.65	
220.0	O ZAR - namanaka	3.83 (p = 0.01666q + 0.1666)	
240.0		4.17	
280.0	0	4.83	
300.0	0	5.17	
-	************		mes valid while RAS to predde Law As Page
DRAM AD	DRESS BUS TIMING DERATION	DOUTE T ARESTE A CHEEK	
Reason	DECES DUS TIMING DERRIT	Capacitive Load (pF)	Additional Propagation Delay (ns)
			Additional Propagation Delay (iis)
DRAM Ad	dress Inputs	160.00	
F258 O	rip/Strip Lines	60.00	
F258 Ou			
F258 Ou Microst		330 00	2 00
F258 Ou		220.00 ****	3.80
F258 Ou Microst		220.00 mma>	3.80 (Co) (AAO (AT

Timings for No Cache Configuration (Continued)



EQUATIONS FOR DRAM TIMINGS (82385 Active):

Read and Write Cycles (Common Parameters):

tRC: Random Read or Write Cycle Time  $CLK2 \times 10$ 

tRP: RAS# Precharge Time CLK2 × 4

tRAS: RAS# Pulse Width CLK2 × 4

A random DRAM cycle may have a RAS# pulse which is only four CLK2 periods wide. This is the case if the cycle is followed by Idle cycles (DRAMs not selected or Ti's) or a DRAM page miss.

tCAS (Read): CAS# Pulse Width CLK2 × 5

CAS# pulses can be as narrow as five CLK2 cycles during Page Mode read cycles.

tCAS (Write): CAS# Pulse Width CLK2 × 2

CAS# pulses can be as narrow as two CLK2 cycles during Page Mode write cycles.

tASC: Column Address Setup Time

The Column Address becomes valid as RAS# switches from High to Low or as the 386 address becomes valid while RAS# is already Low (i.e., Page Mode, Pipelined cycles)

tCAH: Column Address Hold Time

CLK2 + AS373.GtoO.tpd.min + ACT258.ltoZ.tpl.min - AS32.tphl.max

The CAL (Column Address Latch) signal is activated one CLK2 period after the active-going edge of CAS#.

tAR: Column Address Hold Time to RAS#

CLK2 × 3 + AS373.GtoO.tpd.min +

ACT258.ltoZ.tpl.min - RAS.Delay.max

tRCD: RAS# to CAS# Delay Time

CLK2 × 2 + AS32.tphl.min - RAS.Delay.max

tRAD: RAS# to Column Address Delay Time
(min) ACT258.StoZ.tphl.min + Delay.min RAS.Delay.max

(max) ACT258.StoZ.tphl.max + Delay.max + ACT258.Cap.Derating - RAS.Delay.min

tRSH: RAS# Hold Time

CLK2 × 2 - AS32.tphl.max + RAS.Delay.min

The worst case occurs when a DRAM Page miss or Idle is detected at the end of the current DRAM Page miss cycle.

tCSH: CAS# Hold Time

CLK2 × 6 + AS32.tphl.min - RAS.Delay.max

tCRP: CAS# to RAS# Precharge Time
CLK2 × 2 + RAS.Delay.min - AS32.tplh.max

This is guaranteed by the DRAM control state machine.

tASR: Row Address Setup Time

CLK2  $\times$  2 - t6.max - 386.Cap.Derating - ACT258.ItoZ.max - ACT258.Cap.Derating + H124.tpd.min + H125.tpd.min + PAL.tco.min + RAS.Delay.min

tRAH: Row Address Hold Time

ACT258.StoZ.tphl.min + Delay.min - RAS.Delay.max

tT: Transition Time (Rise and Fall)

tREF: Refresh Period

tREF2: Refresh Period

### tRAC: Access Time

CLK2 × 8 - H124.tpd.max - H125.tpd.max - PAL.tco.max - F245.max - AS646.tpd.max - F245.max - RAS.Delay.max - SRAM.tDW - CLK2 + 385.t22a.min

### tCAC: Access Time from CAS#

CLK2 × 5 - H124.tpd.max - H125.tpd.max - PAL.tco.max - AS32.tphl.max - F245.max - AS646.tpd.max - F245.max - SRAM.tDW - CLK2 + 385.t22a.min

### tAA: Access Time from Address

CLK2 × 8 - t6.max - 386.Cap.Derating - AS373.DtoO.max - ACT258.ItoZ.tp.max - ACT258.Cap.Derating - F245.max - AS646.tpd.max - F245.max - SRAM.tDW - CLK2 + 385.t22a.min

tRCS: Read Command Setup Time CLK2 + AS32.tphl.min

tRCH: Read Command Hold Time to CAS#

CLK2 - AS32.tolh.max

tRRH: Read Command Hold Time to RAS#
CLK2 - RAS.Delay.max

tOFF: Output Buffer Turn-off Time CLK2 × 2 + F245.tzh.min

## Write Cycles:

tWCS: Write Command Setup Time CLK2 × 3 + AS32.tphl.min

tWCH: Write Command Hold Time CLK2 × 2 - AS32.tplh.max

tWCR: Write Command Hold Time to RAS#  $CLK2 \times 6 - RAS.Delay.max$ 

tRWL: Write Command to RAS# Lead Time  $CLK2 \times 5 + RAS.Delay.min$ 

tCWL: Write Command to CAS# Lead Time  $CLK2 \times 5$ 

tDS: Data-in Setup Time

 $\begin{array}{lll} {\sf CLK2}\times 3 + {\sf H124.tp.min} + {\sf H125.tp.min} + \\ {\sf AS32.tphl.min} - - 385.t43c.{\sf max} - \\ {\sf AS646.GotO.tp.max} - {\sf F245.tp.max} \end{array}$ 

tDH: Data-in Hold Time CLK2 × 2 + F245.tpz.min - AS32.tphl.max

tDHR: Data-in Hold Time to RAS#

CLK2 × 6 + F245.tpz.max + RAS.Delay.min

Page Mode Cycles:

tPC: Page Mode Cycle Time  $CLK2 \times 6$ 

tRAPC: Page Mode RAS# Pulse Width CLK2 × 4

tRSW: RAS# to Second WE# Delay Time CLK2 × 7 - RAS.Delay.max

tCP: CAS# Precharge Time

tWI: Write Invalid Time

tCAP: Access Time from Column Precharge Time

CLK2 × 6 - H124.tp.max - H125.tp.max 
PAL.tco.max - F245.max - AS646.tpd.max 
F245.max - SRAM.tDW - CLK2 + 385.t22a.min

ymbol	Parameter	or 80386-	33 aximum	Timing Ma Minimum	rgin (NMB 2801-06) Maximum
Read and			- icens b	ASSESS IN	warn Ross Franchot I
RC and	Write Cycles (Common Parameters): Random Read or Write Cycle Time	150.00		29.00	
RP	RAS# Precharge Time	60.00		5.00	
	RAS# Pulse Width	60.00		0.00	
RAS		75.00		64.00	
CAS	CAS# Pulse Width (Read)			25.00	
CAS	CAS# Fulse Width (Write) Column Address Setup Time Column Address Hold Time Column Address Hold Time	30.00		9.70	
ASC	Column Address Setup Time	9.70		8.20	
CAH	Column Address Hold Time	14.20			
AR		50.00		10.00	
ERCD	RAS# to CAS# Delay Time	31.00		25.00	14.00
ERAD	RAS# to Column Address Delay Time	5.00	21.30	1.00	6.70
ERSH	RAS# Hold Time	24.20		9.20	
ECSH	CASÉ Hold Time	91.00		51.00	
CRP	CAS# Hold Time CAS# to RAS# Precharge Time	24.20		21.20	
LASR	Row Address Setup Time	6.20		4.20	
	Row Address Secup Time	5.00		3.00	
trah	Row Address Hold Time	3.00		3.00	
tT	Transition Time (Rise and Fall)				
tREF	Refresh Period				
tREF2	Refresh Period				
	Did: Dansm. Hold. Tune				
Read Cyc	les:				
ERAC "	Access Time Access Time from CAS#	67.50		7.50	
tCAC	Access Time from CASE	16.70		5.70	
tAA	Access Time from Address	37.70		5.70	
tRCS		20.80		20.80	
tRCH	Read Command Setup Time Read Command Hold Time to CAS#	9.20		9.20	
tRRH	Read Command Hold Time to RAS#	15.00		15.00	
tOFF		25.00	33.00		16.00
COFF	Output Buffer Turn-off Time		33.00		Lat 100at Compagnil Total
Write Cy	cles:				
tWCS "	Write Command Setup Time	46.00		46.00	
LWCH	Write Command Hold Time	24.20		19.20	
LWCR .	Write Command Hold Time to RAS#	90.00		50.00	
t WP	Write Command Pulse Width	75.00		70.00	
LRWL	Write Command to RAS# Lead Time			62.00	
	Write Command to CAS# Lead Time	75.00		70.00	The second second
tCWL	Write Command to CASE Lead Time			9.00	
tDS	Data-in Setup Time	9.00		26.70	
<b>LDH</b>	Dece-III HOTO IIIIO	31.70			
EDHR	Data-in Hold Time to RAS#	97.50		57.50	
Parre Mod	e Cycles:				
tPC	The state of the s	90.00		53.00	
tRAPC	Dage Mode Cycle Illie	60.00		00.00	
	Page Mode Cycle Time Page Mode RAS# Pulse Width				
tRSW	RASE to second WEE Delay Time	105.00		10.00	
tCP	CAS# Precharge Time	15.00		10.00	
tWI	Write Invalid Time	15.00			3.50
ECAP	Access Time from Column Precharge Time		37.50		
					240725-D3

Timings with Cache Active



## APPENDIX E REFERENCES

## REFERENCES

Advanced CMOS Logic Designer's Handbook, Texas Instruments Inc., 1988.

Blood W., MECL System Design Handbook, Motorola Corp., 1983.

Keeler R., "High Speed Digital Printed Circuit Boards," *Electronic Packaging & Production*, pp. 140-145, Jan. 1986.

Tomlinson J., "Avoid The Pitfalls of High Speed Logic Design," *Electronic Design*, pp. 75-84, Nov. 9, 1989.

Pace C., "Terminate Bus Lines to Avoid Overshoot and Ringing," *EDN*, pp. 227-234, Sept. 17, 1987.

Royle D., "Rules Tell Whether Interconnections Act Like Transmission Lines," *EDN*, pp. 131-136, June 23, 1988.

Royle D., "Correct Signal Faults by Implementing Line-Analysis Theory," *EDN*, pp. 143-148, June 23, 1988.

Winchester E., "Guidelines Help You Design High-Speed PC Boards," EDN, pp. 221-226, Nov. 28, 1985.

Yeargan J. R., Day R. L., and Nguyen T., "Effects of Printed Circuit Board Transmission Lines an Loading on Gate Performance," *IEEE Transactions on Industri*al Electronics, Vol. IE-34, no. 3, pp. 399-405, Aug. 1987.




## Intel386™ SX MICROPROCESSOR

- Full 32-Bit Internal Architecture
  - 8-, 16-, 32-Bit Data Types
  - 8 General Purpose 32-Bit Registers
- Runs Intel386™ Software in a Cost Effective 16-Bit Hardware Environment
  - Runs Same Applications and O.S.'s as the Intel386™ DX Processor
  - Object Code Compatible with 8086, 80186, 80286, and Intel386™
     Processors
- High Performance 16-Bit Data Bus
  - 16, 20, 25 and 33 MHz Clock
  - Two-Clock Bus Cycles
  - Address Pipelining Allows Use of Slower/Cheaper Memories
- **Integrated Memory Management Unit** 
  - Virtual Memory Support
  - Optional On-Chip Paging
  - 4 Levels of Hardware Enforced Protection
  - MMU Fully Compatible with Those of the 80286 and Intel386 DX CPUs
- Virtual 8086 Mode Allows Execution of 8086 Software in a Protected and Paged System

- Large Uniform Address Space
  - 16 Megabyte Physical
  - 64 Terabyte Virtual
  - 4 Gigabyte Maximum Segment Size
- Numerics Support with the Intel387™ SX Math CoProcessor
- On-Chip Debugging Support Including Breakpoint Registers
- Complete System Development Support
  - Software: C, PL/M, Assembler
    - Debuggers: PMON-386 DX, ICETM-386 SX
- High Speed CHMOS IV Technology
- Operating Frequency:
  - Standard (Intel386 SX -33, -25, -20, -16) Min/Max Frequency (4/33, 4/25, 4/20, 4/16) MHz
  - Low Power (Intel386 SX -33, -25, -20, -16, -12) Min/Max Frequency (2/33, 2/25, 2/20, 2/16, 2/12) MHz
- 100-Pin Plastic Quad Flatpack Package (See Packaging Outlines and Dimensions #231369)

The Intel386<sup>TM</sup> SX Microprocessor is an entry-level 32-bit CPU with a 16-bit external data bus and a 24-bit external address bus. The Intel386 SX CPU brings the vast software library of the Intel386<sup>TM</sup> Architecture to entry-level systems. It provides the performance benefits of a 32-bit programming architecture with the cost savings associated with 16-bit hardware systems.



CONTE	NTS		F	PAGE	CO	NTENTS			PAGE
1.0 PIN DE	SCRIPTIO	N		1-316	5.0 F	UNCTION	AL DATA		1-352
OOBACE	ARCHITEC	TUDE		1 010	5.1 S	ignal Desc	ription Ove	erview	1-352
						us Transfe	a Section of the Mary !		
	er Set					lemory and			
	tion Set					us Functio	Carrier Contract		
2.3 Memor	y Organizat	ion		1-324			District Control of		
2.4 Addres	sing Modes			1-325		self-test Sig			1-3/6
	ypes				5.6 0	component	and Revis	ion	4.070
	ace					entifiers			
	ots and Exc				5.70	Coprocesso	rInterfacir	ıg	1-376
					6.0 F	ACKAGE	THERMAL		
	and Initializa				SP	ECIFICAT	IONS		1-377
	ility								
2.10 Debug	gging Suppo	ort		1-334		LECTRICA			
30 PEAL	MODE ARC	HITECTI	IRE	1-335		ower and (			
						Maximum R			
	y Addressir				7.3 [	C. Specific	cations		1-379
	ed Location				7.4 A	.C. Specific	cations		1-381
3.3 Interrup	ots			1-336	7.5 0	esigning fo	or ICETM-In	tel386 SX	
3.4 Shutdo	wn and Hal	t		1-336	En	nulator			1-391
3.5 LOCK	Operations			1-336	905	IFFERENC	CEC DETV	VEEN THE	DIA = ON
4 0 DROTE	ECTED MO	DE			Int	tel386TM S	X CPU an	d the	
ARCHIT	ECTURE .	DE		1-337	Int	tel386TM D	X CPU		1-392
	sing Mecha				001	NSTRUCT	ON SET		1 202
	ntation								1-393
						ntel386TM S			
	tion				Su	mmary			1-393
						nstruction E			
4.5 Virtual	8086 Enviro	onment		1-349	CLIKE	80	incoding .	56	
	.19								
	79								



## 1.0 PIN DESCRIPTION




Figure 1.1. Intel386™ SX Microprocessor Pin out Top View

**Table 1.1. Alphabetical Pin Assignments** 

Address Data		ata	Contro	١ .	N/C	Vcc	VSS	
A <sub>1</sub>	18	D <sub>0</sub>	bad paibe	ADS#	16	20	8 9	2 5
A <sub>2</sub>	.51	D <sub>1</sub>	100	BHE#	19	27	9	5
A <sub>3</sub>	52	D <sub>2</sub>	99	BLE#	17	29	10	11
A <sub>4</sub>	53	D <sub>3</sub>	96	BUSY#	34	30	21	12
A <sub>5</sub>	54	D <sub>4</sub>	95	CLK2	15	31	32	13
A <sub>6</sub>	55	D <sub>5</sub>	94	D/C#	24	43	39	14
A7	56	D <sub>6</sub>	93	ERROR#	36	44	42	22
A <sub>8</sub>	58	D <sub>7</sub>	92	FLT#	28	45	48	35
Ag	59	D <sub>8</sub>	90	HLDA	3 4	46	57	41
A <sub>10</sub>	60	D <sub>9</sub>	89	HOLD	4	47	69	49
A11	61	D <sub>10</sub>	88	INTR	40		71	50
A12	62	D <sub>11</sub>	87	LOCK#	26		84	63
A <sub>13</sub>	64	D <sub>12</sub>	86	M/IO#	23		91	67
A14	65	D <sub>13</sub>	83	NA#	6		97	68
A15	66	D <sub>14</sub>	82	NMI	38			77
A16	70	D <sub>15</sub>	81	PEREQ	37			78
A17	72			READY#	7			85
A <sub>18</sub>	73			RESET	33			98
A19	74	142		W/R#	25			
A <sub>20</sub>	75							
A21	76							
A22	79							
A23	80							



## 1.0 PIN DESCRIPTION (Continued)

The following are the Intel386TM SX Microprocessor pin descriptions. The following definitions are used in the pin descriptions: The named signal is active LOW.

- Input signal.
  O Output signal.
  I/O Input and Output signal.
  No electrical connection.

Symbol	Туре	Pin	Name and Function
CLK2	of the ou	acknowledge run	CLK2 provides the fundamental timing for the Intel386 SX Microprocessor. For additional information see Clock.
RESET tent tuqni elde to nottusexe l	plaam-n inecjaya	33 on a classification to of rosessor to	RESET suspends any operation in progress and places the Intel386 SX Microprocessor in a known reset state. See Interrupt Signals for additional information.
D <sub>15</sub> -D <sub>0</sub>	1/0	81-83,86-90, 92-96,99-100,1	Data Bus inputs data during memory, I/O and interrupt acknowledge read cycles and outputs data during memory and I/O write cycles. See Data Bus for additional information.
A <sub>23</sub> -A <sub>1</sub>	0	80-79,76-72,70, 66-64,62-58, 56-51,18	Address Bus outputs physical memory or port I/O addresses. See Address Bus for additional information.
W/R#	0	25 Decision and a	Write/Read is a bus cycle definition pin that distinguishes write cycles from read cycles. See Bus Cycle Definition Signals for additional information.
D/C#	0	24 United States	Data/Control is a bus cycle definition pin that distinguishes data cycles, either memory or I/O, from control cycles which are: interrupt acknowledge, halt, and code fetch. See Bus Cycle Definition Signals for additional information.
M/IO#	0	23 some fiel ad ayaw am of rosesoon s	Memory/IO is a bus cycle definition pin that distinguishes memory cycles from input/output cycles. See Bus Cycle Definition Signals for additional information.
LOCK#	O pae Od	26	Bus Lock is a bus cycle definition pin that indicates that other system bus masters are not to gain control of the system bus while it is active. See Bus Cycle Definition Signals for additional information.
ADS#	0	16 doennoo VO ans es beruasar	Address Status indicates that a valid bus cycle definition and address (W/R#, D/C#, M/IO#, BHE#, BLE# and A <sub>23</sub> -A <sub>1</sub> are being driven at the Intel386 SX Microprocessor pins. See <b>Bus Control Signals</b> for additional information.
NA#	-1	6	Next Address is used to request address pipelining. See Bus Control Signals for additional information.
READY#	T	7	Bus Ready terminates the bus cycle. See Bus Control Signals for additional information.
BHE#, BLE#	0	19,17	Byte Enables indicate which data bytes of the data bus take part in a bus cycle. See Address Bus for additional information.



## 1.0 PIN DESCRIPTION (Continued)

Symbol	Туре	Pin Pin	Name and Function 19010M/X2 MT8888811 and analytical and
HOLD	1	4	Bus Hold Request input allows another bus master to request control of the local bus. See Bus Arbitration Signals for additional information.
HLDA	0	3	Bus Hold Acknowledge output indicates that the Intel386 SX Microprocessor has surrendered control of its local bus to another bus master. See Bus Arbitration Signals for additional information.
INTR	l cleatu Cleatu	40 on not gains) lathone sea not smoth landfil	Interrupt Request is a maskable input that signals the Intel386 SX Microprocessor to suspend execution of the current program and execute an interrupt acknowledge function. See Interrupt Signals for additional information.
NMI	es Las	38 en nacional a minosa noda macina lambilio linga ON viconiam prasi	Non-Maskable Interrupt Request is a non-maskable input that signals the Intel386 SX Microprocessor to suspend execution of the current program and execute an interrupt acknowledge function. See Interrupt Signals for additional information.
BUSY#	isahon	34 mbng wi au 3 m	Busy signals a busy condition from a processor extension. See Coprocessor Interface Signals for additional information.
ERROR#	I	36	Error signals an error condition from a processor extension. See Coprocessor Interface Signals for additional information.
PEREQ	singnite tion 31	37 right mig motification of the Communication of t	Processor Extension Request indicates that the processor has data to be transferred by the Intel386 SX Microprocessor. See Coprocessor Interface Signals for additional information.
FLT#	dentrelo office office office	28 ng nokimbob eloc no tranco most OVI 2 nose esco una hac notamodni lacilibb	Float is an input which forces all bidirectional and output signals, including HLDA, to the tri-state condition. This allows the electrically isolated Intel386SX PQFP to use ONCE (On-Circuit Emulation) method without removing it from the PCB. See Float for additional information.
N/C	tue Cyr	20, 27, 29-31, 43-47	No Connects should always be left unconnected. Connection of a N/C pin may cause the processor to malfunction or be incompatible with future steppings of the Intel386 SX Microprocessor.
Vcc	or alan	8-10,21,32,39 42,48,57,69, 71,84,91,97	System Power provides the +5V nominal DC supply input.
V <sub>SS</sub>	A the	2,5,11-14,22 35,41,49-50, 63,67-68, 77-78,85,98	System Ground provides the 0V connection from which all inputs and outputs are measured.

The Intel386 SX Microprocessor is 100% object code compatible with the Intel386 DX, 286 and 8086 microprocessors. Systems based on the Intel386 SX CPU can access the world's largest existing microcomputer software base, including the growing 32-bit software base.

Instruction pipelining and a high performance ALU ensure short average instruction execution times and high system throughput.

The integrated memory management unit (MMU) includes an address translation cache, multi-tasking hardware, and a four-level hardware-enforced protection mechanism to support operating systems. The virtual machine capability of the Intel386 SX CPU allows simultaneous execution of applications from multiple operating systems.

The Intel386 SX CPU offers on-chip testability and debugging features. Four breakpoint registers allow conditional or unconditional breakpoint traps on code execution or data accesses for powerful debugging of even ROM-based systems. Other testability features include self-test, tri-state of output buffers, and direct access to the page translation cache.

The Low Power Intel386 SX CPU brings the benefits of the Intel386 Microprocessor 32-bit architecture to Laptop and Notebook personal computer applications. With its power saving 2 MHz sleep-mode and extended functional temperature range of 0°C to 100°C T<sub>CASE</sub>, the Lower Power Intel386 SX CPU specifically satisfies the power consumption and heat dissipation requirements of today's small form factor computers.

#### 2.0 BASE ARCHITECTURE

The Intel386 SX Microprocessor consists of a central processing unit, a memory management unit and a bus interface.

The central processing unit consists of the execution unit and the instruction unit. The execution unit contains the eight 32-bit general purpose registers which are used for both address calculation and data operations and a 64-bit barrel shifter used to speed shift, rotate, multiply, and divide operations. The instruction unit decodes the instruction opcodes

for immediate use by the execution unit.

The memory management unit (MMU) consists of a segmentation unit and a paging unit. Segmentation allows the managing of the logical address space by providing an extra addressing component, one that allows easy code and data relocatability, and efficient sharing. The paging mechanism operates beneath and is transparent to the segmentation process, to allow management of the physical address space.

The segmentation unit provides four levels of protection for isolating and protecting applications and the operating system from each other. The hardware enforced protection allows the design of systems with a high degree of integrity.

The Intel386 SX Microprocessor has two modes of operation: Real Address Mode (Real Mode), and Protected Virtual Address Mode (Protected Mode). In Real Mode the Intel386 SX Microprocessor operates as a very fast 8086, but with 32-bit extensions if desired. Real Mode is required primarily to set up the processor for Protected Mode operation.

Within Protected Mode, software can perform a task switch to enter into tasks designated as Virtual 8086 Mode tasks. Each such task behaves with 8086 semantics, thus allowing 8086 software (an application program or an entire operating system) to execute. The Virtual 8086 tasks can be isolated and protected from one another and the host Intel386 SX Microprocessor operating system by use of paging.

Finally, to facilitate system hardware designs, the Intel386 SX Microprocessor bus interface offers address pipelining and direct Byte Enable signals for each byte of the data bus.

## 2.1 Register Set

The Intel386 SX Microprocessor has thirty-four registers as shown in Figure 2-1. These registers are grouped into the following seven categories:

General Purpose Registers: The eight 32-bit general purpose registers are used to contain arithmetic and logical operands. Four of these (EAX, EBX, ECX, and EDX) can be used either in their entirety as 32-bit registers, as 16-bit registers, or split into pairs of separate 8-bit registers.






Figure 2.1. Intel386™ SX Microprocessor Registers



Segment Registers: Six 16-bit special purpose registers select, at any given time, the segments of memory that are immediately addressable for code, stack, and data.

Flags and Instruction Pointer Registers: The two 32-bit special purpose registers in figure 2.1 record or control certain aspects of the Intel386 SX Microprocessor state. The EFLAGS register includes status and control bits that are used to reflect the outcome of many instructions and modify the semantics of some instructions. The Instruction Pointer, called EIP, is 32 bits wide. The Instruction Pointer controls instruction fetching and the processor automatically increments it after executing an instruction.

**Control Registers:** The four 32-bit control register are used to control the global nature of the Intel386 SX Microprocessor. The CR0 register contains bits that set the different processor modes (Protected, Real, Paging and Coprocessor Emulation). CR2 and CR3 registers are used in the paging operation.

System Address Registers: These four special registers reference the tables or segments supported by the 80286/Intel386 SX/Intel386 DX CPU's protection model. These tables or segments are:

GDTR (Global Descriptor Table Register),
IDTR (Interrupt Descriptor Table Register),
LDTR (Local Descriptor Table Register),
TR (Task State Segment Register).

**Debug Registers:** The six programmer accessible debug registers provide on-chip support for debugging. The use of the debug registers is described in Section 2.10 **Debugging Support**.

**Test Registers:** Two registers are used to control the testing of the RAM/CAM (Content Addressable Memories) in the Translation Lookaside Buffer portion of the Intel386 SX Microprocessor. Their use is discussed in **Testability**.




Figure 2.2. Status and Control Register Bit Functions

The nag register is a 32-bit register named EFLAGS. The defined bits and bit fields within EFLAGS, shown in Figure 2.2, control certain operations and indicate the status of the Intel386 SX Microprocessor. The lower 16 bits (bits 0–15) of EFLAGS contain the 16-bit flag register named FLAGS. This is the default flag register used when executing 8086, 80286, or real mode code. The functions of the flag bits are given in Table 2.1.

The Intel386 SX Microprocessor has three control registers of 32 bits, CR0, CR2 and CR3, to hold the machine state of a global nature. These registers are shown in Figures 2.1 and 2.2. The defined CR0 bits are described in Table 2.2.

Table 2.1. Flag Definitions

		Table 2.1. Flag Definitions				
Bit Position	Name	Function Function				
are used to contro ontent Addressabl	O MADAMAR e	Carry Flag—Set on high-order bit carry or borrow; cleared otherwise.				
PF x2 as		Parity Flag—Set if low-order 8 bits of result contain an even number of 1-bits; cleared otherwise.				
4	AF	Auxiliary Carry Flag—Set on carry from or borrow to the low order four bits of AL; cleared otherwise.				
6	ZF	Zero Flag—Set if result is zero; cleared otherwise.				
MOTORIO -	SF	Sign Flag—Set equal to high-order bit of result (0 if positive, 1 if negative).				
8 YARAS XUA	TF	Single Step Flag—Once set, a single step interrupt occurs after the next instruction executes. TF is cleared by the single step interrupt.				
EFLAGS	z » IF z » ·	Interrupt-Enable Flag—When set, maskable interrupts will cause the CPU to transfer control to an interrupt vector specified location.				
10	DF	Direction Flag—Causes string instructions to auto-increment (default) the appropriate index registers when cleared. Setting DF causes auto-decrement.				
11	OF	Overflow Flag—Set if the operation resulted in a carry/borrow into the sign bit (high-order bit) of the result but did not result in a carry/borrow out of the high-order bit or vice-versa.				
12,13 IOPL		I/O Privilege Level—Indicates the maximum Current Privilege Level (CPL) permitted to execute I/O instructions without generating an exception 13 fault or consulting the I/O permission bit map while executing in protected mode. For virtual 86 mode it indicates the maximum CPL allowing alteration of the IF bit. See Section 4.2 for a further discussion and definitions on various privilege levels.				
14	NT	Nested Task—Set if the execution of the current task is nested within another task. Cleared otherwise.				
16	RF .	Resume Flag—Used in conjunction with debug register breakpoints. It is checked at instruction boundaries before breakpoint processing. If set, any debug fault is ignored on the next instruction.				
17	VM	Virtual 8086 Mode—If set while in protected mode, the Intel386 SX Microprocessor will switch to virtual 8086 operation, handling segment loads as the 8086 does, but generating exception 13 faults on privileged opcodes.				



Table 2.2. CR0 Definitions

Bit Position	Name	Function				
be tested only of several for the		Protection mode enable—places the Intel386 SX Microprocessor into protected mode. If PE is reset, the processor operates again in Real Mode. PE may be set by loading MSW or CR0. PE can be reset only by loading CR0, it cannot be reset by the LMSW instruction.				
eastion lose on a second to see the control of the	MP	Monitor coprocessor extension—allows WAIT instructions to cause a processor extension not present exception (number 7).				
2 bna eboki laeR ne	EM .	Emulate processor extension—causes a processor extension not present exception (number 7) on ESC instructions to allow emulating a processor extension.				
est addr. Es into the ess apace, and pag- e segmentation unit nd adds the result to	TS A A A A A A A A A A A A A A A A A A A	Task switched—indicates the next instruction using a processor extension will cause exception 7, allowing software to test whether the current processor extension context belongs to the current task.				
and and and and	PG	Paging enable bit—is set to enable the on-chip paging unit. It is reset to disable the on-chip paging unit.				

## 2.2 Instruction Set

The instruction set is divided into nine categories of operations:

Data Transfer
Arithmetic
Shift/Rotate
String Manipulation
Bit Manipulation
Control Transfer
High Level Language Support
Operating System Support
Processor Control

These instructions are listed in Table 9.1 Instruction Set Clock Count Summary.

All Intel386 SX Microprocessor instructions operate on either 0, 1, 2 or 3 operands; an operand resides in a register, in the instruction itself, or in memory. Most zero operand instructions (e.g CLI, STI) take only one byte. One operand instructions generally

are two bytes long. The average instruction is 3.2 bytes long. Since the Intel386 SX Microprocessor has a 16 byte prefetch instruction queue, an average of 5 instructions will be prefetched. The use of two operands permits the following types of common instructions:

Register to Register
Memory to Register
Immediate to Register
Memory to Memory
Register to Memory
Immediate to Memory.

The operands can be either 8, 16, or 32 bits long. As a general rule, when executing code written for the Intel386 SX Microprocessor (32-bit code), operands are 8 or 32 bits; when executing existing 8086 or 80286 code (16-bit code), operands are 8 or 16 bits. Prefixes can be added to all instructions which override the default length of the operands (i.e. use 32-bit operands for 16-bit code, or 16-bit operands for 32-bit code).



## 2.3 Memory Organization

Memory on the Intel386 SX Microprocessor is divided into 8-bit quantities (bytes), 16-bit quantities (words), and 32-bit quantities (dwords). Words are stored in two consecutive bytes in memory with the low-order byte at the lowest address. Dwords are stored in four consecutive bytes in memory with the low-order byte at the lowest address. The address of a word or dword is the byte address of the low-order byte.

In addition to these basic data types, the Intel386 SX Microprocessor supports two larger units of memory: pages and segments. Memory can be divided up into one or more variable length segments, which can be swapped to disk or shared between programs. Memory can also be organized into one or more 4K byte pages. Finally, both segmentation and paging can be combined, gaining the advantages of both systems. The Intel386 SX Microprocessor supports both pages and segmentation in order to provide maximum flexibility to the system designer. Segmentation and paging are complementary. Segmentation is useful for organizing memory in logical modules, and as such is a tool for the application programmer, while pages are useful to the system programmer for managing the physical memory of a system.

#### **ADDRESS SPACES**

The Intel386 SX Microprocessor has three types of address spaces: Iogical, linear, and physical. A logical address (also known as a virtual address) consists of a selector and an offset. A selector is the contents of a segment register. An offset is formed by summing all of the addressing components (BASE, INDEX, DISPLACEMENT), discussed in section 2.4 Addressing Modes, into an effective address. This effective address along with the selector is known as the logical address. Since each task on the Intel386 SX Microprocessor has a maximum of

16K (2<sup>14</sup> - 1) selectors, and offsets can be 4 gigabytes (with paging enabled) this gives a total of 2<sup>46</sup> bits, or 64 terabytes, of **logical** address space per task. The programmer sees the logical address space.

The segmentation unit translates the logical address space into a 32-bit linear address space. If the paging unit is not enabled then the 32-bit linear address is truncated into a 24-bit physical address. The physical address is what appears on the address pins.

The primary differences between Real Mode and Protected Mode are how the segmentation unit performs the translation of the logical address into the linear address, size of the address space, and paging capability. In Real Mode, the segmentation unit shifts the selector left four bits and adds the result to the effective address to form the linear address. This linear address is limited to 1 megabyte. In addition, real mode has no paging capability.

Protected Mode will see one of two different address spaces, depending on whether or not paging is enabled. Every selector has a logical base address associated with it that can be up to 32 bits in length. This 32-bit logical base address is added to the effective address to form a final 32-bit linear address. If paging is disabled this final linear address reflects physical memory and is truncated so that only the lower 24 bits of this address are used to address the 16 megabyte memory address space. If paging is enabled this final linear address reflects a 32-bit address that is translated through the paging unit to form a 16-megabyte physical address. The logical base address is stored in one of two operating system tables (i.e. the Local Descriptor Table or Global Descriptor Table).

Figure 2.3 shows the relationship between the various address spaces.






Figure 2.3. Address Translation

#### SEGMENT REGISTER USAGE

The main data structure used to organize memory is the segment. On the Intel386 SX Microprocessor, segments are variable sized blocks of linear addresses which have certain attributes associated with them. There are two main types of segments, code and data. The segments are of variable size and can be as small as 1 byte or as large as 4 gigabytes (2<sup>32</sup> bits).

In order to provide compact instruction encoding and increase processor performance, instructions do not need to explicitly specify which segment register is used. The segment register is automatically chosen according to the rules of Table 2.3 (Segment Register Selection Rules). In general, data references use the selector contained in the DS register, stack references use the SS register and instruction fetches use the CS register. The contents of the Instruction Pointer provide the offset. Special segment override prefixes allow the explicit use of a given segment register, and override the implicit rules listed in Table 2.3. The override prefixes also allow the use of the ES, FS and GS segment registers.

There are no restrictions regarding the overlapping of the base addresses of any segments. Thus, all 6 segments could have the base address set to zero and create a system with a four gigabyte linear ad-

dress space. This creates a system where the virtual address space is the same as the linear address space. Further details of segmentation are discussed in chapter 4 PROTECTED MODE ARCHITECTURE.

## 2.4 Addressing Modes

The Intel386 SX Microprocessor provides a total of 8 addressing modes for instructions to specify operands. The addressing modes are optimized to allow the efficient execution of high level languages such as C and FORTRAN, and they cover the vast majority of data references needed by high-level languages.

## REGISTER AND IMMEDIATE MODES

Two of the addressing modes provide for instructions that operate on register or immediate operands:

Register Operand Mode: The operand is located in one of the 8, 16 or 32-bit general registers.

**Immediate Operand Mode:** The operand is included in the instruction as part of the opcode.

Type of Memory Reference	Implied (Default) Segment Use	Segment Override Prefixes Possible
Code Fetch	CS	None
Destination of PUSH, PUSHF, INT, CALL, PUSHA Instructons	SS THOMSON	None as
Source of POP, POPA, POPF, IRET, RET Instructions	SS	None None
Destination of STOS, MOVE, REP STOS, and REP MOVS instructions	ES	None
Other data references, with effective address using base register of:  [EAX]  [EBX]  [ECX]  [EDX]  [EDI]  [EBP]	DS DS DS DS DS DS SS	C\$,\$\$,E\$,F\$,G\$ C\$,\$\$,E\$,F\$,G\$ C\$,\$\$,E\$,F\$,G\$ C\$,\$\$,E\$,F\$,G\$ C\$,\$\$,E\$,F\$,G\$ C\$,\$\$,E\$,F\$,G\$ C\$,D\$,E\$,F\$,G\$

#### 32-BIT MEMORY ADDRESSING MODES

The remaining 6 modes provide a mechanism for specifying the effective address of an operand. The linear address consists of two components: the segment base address and an effective address. The effective address is calculated by summing any combination of the following three address elements (see Figure 2.3):

**DISPLACEMENT:** an 8, 16 or 32-bit immediate value, following the instruction.

**BASE:** The contents of any general purpose register. The base registers are generally used by compilers to point to the start of the local variable area.

**INDEX:** The contents of any general purpose register except for ESP. The index registers are used to access the elements of an array, or a string of characters. The index register's value can be multiplied by a scale factor, either 1, 2, 4 or 8. The scaled index is especially useful for accessing arrays or structures.

Combinations of these 3 components make up the 6 additional addressing modes. There is no performance penalty for using any of these addressing combinations, since the effective address calculation is pipelined with the execution of other instructions. The one exception is the simultaneous use of Base and Index components which requires one additional clock.

As shown in Figure 2.4, the effective address (EA) of an operand is calculated according to the following formula:

- Direct Mode: The operand's offset is contained as part of the instruction as an 8, 16 or 32-bit displacement.
- Register Indirect Mode: A BASE register contains the address of the operand.
- Based Mode: A BASE register's contents are added to a DISPLACEMENT to form the operand's offset.
- Scaled Index Mode: An INDEX register's contents are multiplied by a SCALING factor, and the result is added to a DISPLACEMENT to form the operand's offset.
- Based Scaled Index Mode: The contents of an INDEX register are multiplied by a SCALING factor, and the result is added to the contents of a BASE register to obtain the operand's offset.
- 6. Based Scaled Index Mode with Displacement: The contents of an INDEX register are multiplied by a SCALING factor, and the result is added to the contents of a BASE register and a DISPLACE-MENT to form the operand's offset.






Figure 2.4. Addressing Mode Calculations

# DIFFERENCES BETWEEN 16 AND 32 BIT ADDRESSES

In order to provide software compatibility with the 8086 and the 80286, the Intel386 SX Microprocessor can execute 16-bit instructions in Real and Protected Modes. The processor determines the size of the instructions it is executing by examining the D bit in a Segment Descriptor. If the D bit is 0 then all operand lengths and effective addresses are assumed to be 16 bits long. If the D bit is 1 then the default length for operands and addresses is 32 bits. In Real Mode the default size for operands and addresses is 16 bits.

Regardless of the default precision of the operands or addresses, the Intel386 SX Microprocessor is able to execute either 16 or 32-bit instructions. This is specified through the use of override prefixes. Two prefixes, the **Operand Length Prefix** and the **Address Length Prefix**, override the value of the D

bit on an individual instruction basis. These prefixes are automatically added by assemblers.

The Operand Length and Address Length Prefixes can be applied separately or in combination to any instruction. The Address Length Prefix does not allow addresses over 64K bytes to be accessed in Real Mode. A memory address which exceeds 0FFFFH will result in a General Protection Fault. An Address Length Prefix only allows the use of the additional Intel386 SX Microprocessor addressing modes.

When executing 32-bit code, the Intel386 SX Microprocessor uses either 8 or 32-bit displacements, and any register can be used as base or index registers. When executing 16-bit code, the displacements are either 8 or 16-bits, and the base and index register conform to the 80286 model. Table 2.4 illustrates the differences.



Table 2.4. BASE and INDEX Registers for 16- and 32-Bit Addresses

	16-Bit Addressing	32-Bit Addressing
BASE REGISTER	BX,BP	Any 32-bit GP Register
INDEX REGISTER	SI,DI	Any 32-bit GP Register
		Except ESP
SCALE FACTOR	None	1, 2, 4, 8
DISPLACEMENT	0, 8, 16-bits	0, 8, 32-bits

## 2.5 Data Types

The Intel386 SX Microprocessor supports all of the data types commonly used in high level languages:

Bit: A single bit quantity.

Bit Field: A group of up to 32 contiguous bits, which spans a maximum of four bytes.

Bit String: A set of contiguous bits; on the Intel386 SX Microprocessor, bit strings can be up to 4 gigabits long.

Byte: A signed 8-bit quantity.

Unsigned Byte: An unsigned 8-bit quantity.

Integer (Word): A signed 16-bit quantity.

Long Integer (Double Word): A signed 32-bit quantity. All operations assume a 2's complement representation.

Unsigned Integer (Word): An unsigned 16-bit quantity.

Unsigned Long Integer (Double Word): An unsigned 32-bit quantity.

Signed Quad Word: A signed 64-bit quantity.

Unsigned Quad Word: An unsigned 64-bit quantity.

Pointer: A 16 or 32-bit offset-only quantity which indirectly references another memory location.

Long Pointer: A full pointer which consists of a 16bit segment selector and either a 16 or 32-bit offset.

Char: A byte representation of an ASCII Alphanumeric or control character.

**String:** A contiguous sequence of bytes, words or dwords. A string may contain between 1 byte and 4 gigabytes.

**BCD:** A byte (unpacked) representation of decimal digits 0-9.

Packed BCD: A byte (packed) representation of two decimal digits 0-9 storing one digit in each nibble.

When the Intel386 SX Microprocessor is coupled with its numerics coprocessor, the Intel387 SX, then the following common floating point types are supported:

Floating Point: A signed 32, 64, or 80-bit real number representation. Floating point numbers are supported by the Intel387 SX numerics coprocessor.

Figure 2.5 illustrates the data types supported by the Intel386 SX Microprocessor and the Intel387 SX.

## 2.6 I/O Space

The Intel386 SX Microprocessor has two distinct physical address spaces: physical memory and I/O. Generally, peripherals are placed in I/O space although the Intel386 SX Microprocessor also supports memory-mapped peripherals. The I/O space consists of 64K bytes which can be divided into 64K 8-bit ports or 32K 16-bit ports, or any combination of ports which add up to no more than 64K bytes. The 64K I/O address space refers to physical addresses rather than linear addresses since I/O instructions do not go through the segmentation or paging hardware. The M/IO# pin acts as an additional address line, thus allowing the system designer to easily determine which address space the processor is accessing.

The I/O ports are accessed by the IN and OUT instructions, with the port address supplied as an immediate 8-bit constant in the instruction or in the DX register. All 8-bit and 16-bit port addresses are zero extended on the upper address lines. The I/O instructions cause the M/IO# pin to be driven LOW. I/O port addresses 00F8H through 00FFH are reserved for use by Intel.






Figure 2.5. Intel386™ SX Microprocessor Supported Data Types



## 2.7 Interrupts and Exceptions

Interrupts and exceptions alter the normal program flow in order to handle external events, report errors or exceptional conditions. The difference between interrupts and exceptions is that interrupts are used to handle asynchronous external events while exceptions handle instruction faults. Although a program can generate a software interrupt via an INT N instruction, the processor treats software interrupts as exceptions.

Hardware interrupts occur as the result of an external event and are classified into two types: maskable or non-maskable. Interrupts are serviced after the execution of the current instruction. After the interrupt handler is finished servicing the interrupt, execution proceeds with the instruction immediately after the interrupted instruction.

Exceptions are classified as faults, traps, or aborts, depending on the way they are reported and whether or not restart of the instruction causing the exception is supported. Faults are exceptions that are detected and serviced before the execution of the faulting instruction. Traps are exceptions that are reported immediately after the execution of the instruction which caused the problem. Aborts are exceptions which do not permit the precise location of the instruction causing the exception to be determined.

Thus, when an interrupt service routine has been completed, execution proceeds from the instruction immediately following the interrupted instruction. On the other hand, the return address from an exception fault routine will always point to the instruction causing the exception and will include any leading instruction prefixes. Table 2.5 summarizes the possible interrupts for the Intel386 SX Microprocessor and shows where the return address points to.

**Table 2.5. Interrupt Vector Assignments** 

Function	Interrupt Number	Instruction Which Can Cause Exception	Return Address Points to Faulting Instruction	Туре
Divide Error	0	DIV, IDIV	YES	FAULT
Debug Exception	1	any instruction	YES	TRAP*
NMI Interrupt	2	INT 2 or NMI	NO	NMI
One Byte Interrupt	3	INT	NO	TRAP
Interrupt on Overflow	4	INTO	NO	TRAP
Array Bounds Check	5	BOUND	YES	FAULT
Invalid OP-Code	6	Any illegal instruction	YES	FAULT
Device Not Available	7	ESC, WAIT	YES	FAULT
Double Fault	8	Any instruction that can generate an exception	near- the Hole	ABORT
Coprocessor Segment Overrun	9	ESC	NO	ABORT
Invalid TSS	10	JMP, CALL, IRET, INT	YES	FAULT
Segment Not Present	11	Segment Register Instructions	YES	FAULT
Stack Fault	12	Stack References	YES	FAULT
General Protection Fault	13	Any Memory Reference	YES	FAULT
Page Fault	14	Any Memory Access or Code Fetch	YES	FAULT
Coprocessor Error	16	ESC, WAIT	YES	FAULT
Intel Reserved	17-32	a sain tra		
Two Byte Interrupt	33-255	INT n	NO	TRAP

<sup>\*</sup>Some debug exceptions may report both traps on the previous instruction and faults on the next instruction.



The Intel386 SX Microprocessor has the ability to handle up to 256 different interrupts/exceptions. In order to service the interrupts, a table with up to 256 interrupt vectors must be defined. The interrupt vectors are simply pointers to the appropriate interrupt service routine. In Real Mode, the vectors are 4-byte quantities, a Code Segment plus a 16-bit offset; in Protected Mode, the interrupt vectors are 8 byte quantities, which are put in an Interrupt Descriptor Table. Of the 256 possible interrupts, 32 are reserved for use by Intel and the remaining 224 are free to be used by the system designer.

#### INTERRUPT PROCESSING

When an interrupt occurs, the following actions happen. First, the current program address and Flags are saved on the stack to allow resumption of the interrupted program. Next, an 8-bit vector is supplied to the Intel386 SX Microprocessor which identifies the appropriate entry in the interrupt table. The table contains the starting address of the interrupt service routine. Then, the user supplied interrupt service routine is executed. Finally, when an IRET instruction is executed the old processor state is restored and program execution resumes at the appropriate instruction.

The 8-bit interrupt vector is supplied to the Intel386 SX Microprocessor in several different ways: exceptions supply the interrupt vector internally; software INT instructions contain or imply the vector; maskable hardware interrupts supply the 8-bit vector via the interrupt acknowledge bus sequence. Non-Maskable hardware interrupts are assigned to interrupt vector 2.

### Maskable Interrupt

Maskable interrupts are the most common way to respond to asynchronous external hardware events. A hardware interrupt occurs when the INTR is pulled HIGH and the Interrupt Flag bit (IF) is enabled. The processor only responds to interrupts between instructions (string instructions have an 'interrupt window' between memory moves which allows interrupts during long string moves). When an interrupt occurs the processor reads an 8-bit vector supplied by the hardware which identifies the source of the interrupt (one of 224 user defined interrupts).

Interrupts through interrupt gates automatically reset IF, disabling INTR requests. Interrupts through Trap Gates leave the state of the IF bit unchanged. Interrupts through a Task Gate change the IF bit according to the image of the EFLAGs register in the task's Task State Segment (TSS). When an IRET instruction is executed, the original state of the IF bit is restored.

## Non-Maskable Interrupt

Non-maskable interrupts provide a method of servicing very high priority interrupts. When the NMI input is pulled HIGH it causes an interrupt with an internally supplied vector value of 2. Unlike a normal hardware interrupt, no interrupt acknowledgment sequence is performed for an NMI.

While executing the NMI servicing procedure, the Intel386 SX Microprocessor will not service any further NMI request or INT requests until an interrupt return (IRET) instruction is executed or the processor is reset. If NMI occurs while currently servicing an NMI, its presence will be saved for servicing after executing the first IRET instruction. The IF bit is cleared at the beginning of an NMI interrupt to inhibit further INTR interrupts.

## **Software Interrupts**

A third type of interrupt/exception for the Intel386 SX Microprocessor is the software interrupt. An INT n instruction causes the processor to execute the interrupt service routine pointed to by the nth vector in the interrupt table.

A special case of the two byte software interrupt INT n is the one byte INT 3, or breakpoint interrupt. By inserting this one byte instruction in a program, the user can set breakpoints in his program as a debugging tool.

A final type of software interrupt is the single step interrupt. It is discussed in **Single Step Trap**.

Interrupts are externally generated events. Maskable Interrupts (on the INTR input) and Non-Maskable Interrupts (on the NMI input) are recognized at instruction boundaries. When NMI and maskable INTR are **both** recognized at the **same** instruction boundary, the Intel386 SX Microprocessor invokes the NMI service routine first. If maskable interrupts are still enabled after the NMI service routine has been invoked, then the Intel386 SX Microprocessor will invoke the appropriate interrupt service routine.

As the Intel386 SX Microprocessor executes instructions, it follows a consistent cycle in checking for exceptions, as shown in Table 2.6. This cycle is re-

in parallel with instruction decoding and execution.

## INSTRUCTION RESTART

The Intel386 SX Microprocessor fully supports restarting all instructions after Faults. If an exception is detected in the instruction to be executed (exception categories 4 through 10 in Table 2.6), the Intel386 SX Microprocessor invokes the appropriate exception service routine. The Intel386 SX Microprocessor is in a state that permits restart of the instruction, for all cases but those given in Table 2.7. Note that all such cases will be avoided by a properly designed operating system.

## **Table 2.6. Sequence of Exception Checking**

Consider the case of the Intel386 SX Microprocessor having just completed an instruction. It then performs the following checks before reaching the point where the next instruction is completed:

- 1. Check for Exception 1 Traps from the instruction just completed (single-step via Trap Flag, or Data Breakpoints set in the Debug Registers).
- 2. Check for external NMI and INTR.
- 3. Check for Exception 1 Faults in the next instruction (Instruction Execution Breakpoint set in the Debug Registers for the next instruction).
- 4. Check for Segmentation Faults that prevented fetching the entire next instruction (exceptions 11 or 13).
- 5. Check for Page Faults that prevented fetching the entire next instruction (exception 14).
- 6. Check for Faults decoding the next instruction (exception 6 if illegal opcode; exception 6 if in Real Mode or in Virtual 8086 Mode and attempting to execute an instruction for Protected Mode only; or exception 13 if instruction is longer than 15 bytes, or privilege violation in Protected Mode (i.e. not at IOPL or at CPL = 0).
- 7. If WAIT opcode, check if TS=1 and MP=1 (exception 7 if both are 1).
- 8. If ESCape opcode for numeric coprocessor, check if EM=1 or TS=1 (exception 7 if either are 1).
- 9. If WAIT opcode or ESCape opcode for numeric coprocessor, check ERROR# input signal (exception 16 if ERROR# input is asserted).
- 10. Check in the following order for each memory reference required by the instruction:
  - a. Check for Segmentation Faults that prevent transferring the entire memory quantity (exceptions 11, 12, 13).
  - b. Check for Page Faults that prevent transferring the entire memory quantity (exception 14).

#### NOTE:

Segmentation exceptions are generated before paging exceptions.

### Table 2.7. Conditions Preventing Instruction Restart

- An instruction causes a task switch to a task whose Task State Segment is partially 'not present' (An
  entirely 'not present' TSS is restartable). Partially present TSS's can be avoided either by keeping the
  TSS's of such tasks present in memory, or by aligning TSS segments to reside entirely within a single 4K
  page (for TSS segments of 4K bytes or less).
- 2. A coprocessor operand wraps around the top of a 64K-byte segment or a 4G-byte segment, and spans three pages, and the page holding the middle portion of the operand is 'not present'. This condition can be avoided by starting at a page boundary any segments containing coprocessor operands if the segments are approximately 64K-200 bytes or larger (i.e. large enough for wraparound of the coprocessor operand to possibly occur).

Note that these conditions are avoided by using the operating system designs mentioned in this table.



**Table 2.8. Register Values after Reset** 

Flag Word (EFLAGS)	uuuu0002H	Note 1
Machine Status Word (CR0)	uuuuuu10H	
Instruction Pointer (EIP)	0000FFF0H	
Code Segment (CS)	F000H	Note 2
Data Segment (DS)	0000H	Note 3
Stack Segment (SS)	0000H	
Extra Segment (ES)	0000H	Note 3
Extra Segment (FS)	0000H	
Extra Segment (GS)	0000H	
EAX register	H0000 Mar 0000H	Note 4
EDX register co	mponent and stepping ID	Note 5
All other registers	undefined	Note 6

#### NOTES:

- 1. EFLAG Register. The upper 14 bits of the EFLAGS register are undefined, all defined flag bits are zero.
- 2. The Code Segment Register (CS) will have its Base Address set to 0FFFF0000H and Limit set to 0FFFFH.
- 3. The Data and Extra Segment Registers (DS, ES) will have their Base Address set to 000000000H and Limit set to 0FFFFH.
- 4. If self-test is selected, the EAX register should contain a 0 value. If a value of 0 is not found then the self-test has detected a flaw in the part.
- 5. EDX register always holds component and stepping identifier.
- 6. All undefined bits are Intel Reserved and should not be used.

#### DOUBLE FAULT

A Double Fault (exception 8) results when the processor attempts to invoke an exception service routine for the segment exceptions (10, 11, 12 or 13), but in the process of doing so detects an exception other than a Page Fault (exception 14).

One other cause of generating a Double Fault is the Intel386 SX Microprocessor detecting any other exception when it is attempting to invoke the Page Fault (exception 14) service routine (for example, if a Page Fault is detected when the Intel386 SX Microprocessor attempts to invoke the Page Fault service routine). Of course, in any functional system, not only in Intel386 SX Microprocessor-based systems, the entire page fault service routine must remain 'present' in memory.

### 2.8 Reset and Initialization

When the processor is initialized or Reset the registers have the values shown in Table 2.8. The Intel386 SX Microprocessor will then start executing instructions near the top of physical memory, at location OFFFF0H. When the first Intersegment Jump or Call is executed, address lines  $A_{20}-A_{23}$  will drop LOW for CS-relative memory cycles, and the Intel386 SX Microprocessor will only execute instructions in the lower one megabyte of physical memory. This allows the system designer to use a shadow ROM at the top of physical memory to initialize the system and take care of Resets.

RESET forces the Intel386 SX Microprocessor to terminate all execution and local bus activity. No instruction execution or bus activity will occur as long as Reset is active. Between 350 and 450 CLK2 periods after Reset becomes inactive, the Intel386 SX Microprocessor will start executing instructions at the top of physical memory.

## 2.9 Testability

The Intel386 SX Microprocessor, like the Intel386 Microprocessor, offers testability features which include a self-test and direct access to the page translation cache.

#### **SELF-TEST**

The Intel386 SX Microprocessor has the capability to perform a self-test. The self-test checks the function of all of the Control ROM and most of the non-random logic of the part. Approximately one-half of the Intel386 SX Microprocessor can be tested during self-test.

Self-Test is initiated on the Intel386 SX Microprocessor when the RESET pin transitions from HIGH to LOW, and the BUSY# pin is LOW. The self-test takes about 2<sup>20</sup> clocks, or approximately 33 milliseconds with a 16 MHz Intel386 SX CPU. At the completion of self-test the processor performs reset and begins normal operation. The part has successfully passed self-test if the contents of the EAX are zero. If the results of the EAX are not zero then the self-test has detected a flaw in the part.



#### **TLB TESTING**

The Intel386 SX Microprocessor also provides a mechanism for testing the Translation Lookaside Buffer (TLB) if desired. This particular mechanism may not be continued in the same way in future processors.

There are two TLB testing operations: 1) writing entries into the TLB, and, 2) performing TLB lookups. Two Test Registers, shown in Figure 2.6, are provided for the purpose of testing. TR6 is the "test command register", and TR7 is the "test data register". For a more detailed explanation of testing the TLB, see the Intel386TM SX Microprocessor Programmer's Reference Manual.

## 2.10 Debugging Support

The Intel386 SX Microprocessor provides several features which simplify the debugging process. The three categories of on-chip debugging aids are:

- 1. The code execution breakpoint opcode (OCCH).
- The single-step capability provided by the TF bit in the flag register.
- The code and data breakpoint capability provided by the Debug Registers DR0-3, DR6, and DR7.

## BREAKPOINT INSTRUCTION

A single-byte software interrupt (Int 3) breakpoint instruction is available for use by software debuggers.

The breakpoint opcode is OCCh, and generates an exception 3 trap when executed.

#### SINGLE-STEP TRAP

If the single-step flag (TF, bit 8) in the EFLAG register is found to be set at the end of an instruction, a single-step exception occurs. The single-step exception is auto vectored to exception number 1.

#### DEBUG REGISTERS

The Debug Registers are an advanced debugging feature of the Intel386 SX Microprocessor. They allow data access breakpoints as well as code execution breakpoints. Since the breakpoints are indicated by on-chip registers, an instruction execution breakpoint can be placed in ROM code or in code shared by several tasks, neither of which can be supported by the INT 3 breakpoint opcode.

The Intel386 SX Microprocessor contains six Debug Registers, consisting of four breakpoint address registers and two breakpoint control registers. Initially after reset, breakpoints are in the disabled state; therefore, no breakpoints will occur unless the debug registers are programmed. Breakpoints set up in the Debug Registers are auto-vectored to exception 1. Figure 2.7 shows the breakpoint status and control registers.




Figure 2.6. Test Registers






Figure 2.7. Debug Registers

## 3.0 REAL MODE ARCHITECTURE

When the processor is reset or powered up it is initialized in Real Mode. Real Mode has the same base architecture as the 8086, but allows access to the 32-bit register set of the Intel386 SX Microprocessor. The addressing mechanism, memory size, and interrupt handling are all identical to the Real Mode on the 80286.

The default operand size in Real Mode is 16 bits, as in the 8086. In order to use the 32-bit registers and addressing modes, override prefixes must be used. In addition, the segment size on the Intel386 SX Microprocessor in Real Mode is 64K bytes so 32-bit addresses must have a value less then 0000FFFFH. The primary purpose of Real Mode is to set up the processor for Protected Mode operation.

## 3.1 Memory Addressing

In Real Mode the linear addresses are the same as physical addresses (paging is not allowed). Physical addresses are formed in Real Mode by adding the contents of the appropriate segment register which is shifted left by four bits to an effective address. This addition results in a 20-bit physical address or a 1 megabyte address space. Since segment registers are shifted left by 4 bits, Real Mode segments always start on 16-byte boundaries.

All segments in Real Mode are exactly 64K bytes long, and may be read, written, or executed. The Intel386 SX Microprocessor will generate an exception 13 if a data operand or instruction fetch occurs past the end of a segment.

wrep around the stack segment when SP is not



Table 3.1. Exceptions in Real Mode

Function	Interrupt Number	Related Instructions	Return Address Location
Interrupt table limit too small	8	INT vector is not within table limit	Before Instruction
CS, DS, ES, FS, GS Segment overrun exception	13	Word memory reference with offset = 0FFFFH.	Before Instruction
		an attempt to execute past the end of CS segment.	
SS Segment overrun exception	12	Stack Reference beyond offset = 0FFFFH	Before Instruction

## 3.2 Reserved Locations

There are two fixed areas in memory which are reserved in Real address mode: the system initialization area and the interrupt table area. Locations 00000H through 003FFH are reserved for interrupt vectors. Each one of the 256 possible interrupts has a 4-byte jump vector reserved for it. Locations 0FFFFF0H through 0FFFFFH are reserved for system initialization.

## 3.3 Interrupts

Many of the exceptions discussed in section 2.7 are not applicable to Real Mode operation; in particular, exceptions 10, 11 and 14 do not occur in Real Mode. Other exceptions have slightly different meanings in Real Mode; Table 3.1 identifies these exceptions.

## 3.4 Shutdown and Halt

The HLT instruction stops program execution and prevents the processor from using the local bus until restarted. Either NMI, FLT#, INTR with interrupts enabled (IF=1), or RESET will force the Intel386 SX Microprocessor out of halt. If interrupted, the saved CS:IP will point to the next instruction after the HLT.

Shutdown will occur when a severe error is detected that prevents further processing. In Real Mode, shutdown can occur under two conditions:

- An interrupt or an exception occurs (Exceptions 8 or 13) and the interrupt vector is larger than the Interrupt Descriptor Table.
- A CALL, INT or PUSH instruction attempts to wrap around the stack segment when SP is not even.

An NMI input can bring the processor out of shutdown if the Interrupt Descriptor Table limit is large enough to contain the NMI interrupt vector (at least

000FH) and the stack has enough room to contain the vector and flag information (i.e. SP is greater that 0005H). Otherwise, shutdown can only be exited by a processor reset.

## 3.5 LOCK Operation

The LOCK prefix on the Intel386 SX Microprocessor, even in Real Mode, is more restrictive than on the 80286. This is due to the addition of paging on the Intel386 SX Microprocessor in Protected Mode and Virtual 8086 Mode. The LOCK prefix is not supported during repeat string instructions.

The only instruction forms where the LOCK prefix is legal on the Intel386 SX Microprocessor are shown in Table 3.2.

Table 3.2. Legal Instructions for the LOCK Prefix

Opcode	Operands (Dest, Source)
BIT Test and SET/RESET /COMPLEMENT	Mem, Reg/Immediate
XCHG	Reg, Mem
XCHG	Mem, Reg
ADD, OR, ADC, SBB, AND, SUB, XOR	Mem, Reg/Immediate
NOT, NEG, INC, DEC	Mem

An exception 6 will be generated if a LOCK prefix is placed before any instruction form or opcode not listed above. The LOCK prefix allows indivisible read/modify/write operations on memory operands using the instructions above.

The LOCK prefix is not IOPL-sensitive on the Intel386 SX Microprocessor. The LOCK prefix can be used at any privilege level, but only on the instruction forms listed in Table 3.2.



# 4.0 PROTECTED MODE ARCHITECTURE

The complete capabilities of the Intel386 SX Microprocessor are unlocked when the processor operates in Protected Virtual Address Mode (Protected Mode). Protected Mode vastly increases the linear address space to four gigabytes (232 bytes) and allows the running of virtual memory programs of almost unlimited size (64 terabytes (2<sup>46</sup> bytes)). In addition, Protected Mode allows the Intel386 SX Microprocessor to run all of the existing Intel386 DX CPU (using only 16 megabytes of physical memory), 80286 and 8086 CPU's software, while providing a sophisticated memory management and a hardware-assisted protection mechanism. Protected Mode allows the use of additional instructions specially optimized for supporting multitasking operating systems. The base architecture of the Intel386 SX Microprocessor remains the same; the registers, instructions, and addressing modes described in the previous sections are retained. The main difference between Protected Mode and Real Mode from a programmer's viewpoint is the increased address space and a different addressing mechanism.

## 4.1 Addressing Mechanism

Like Real Mode, Protected Mode uses two components to form the logical address; a 16-bit selector is used to determine the linear base address of a segment, the base address is added to a 32-bit effective address to form a 32-bit linear address. The linear address is then either used as a 24-bit physical address, or if paging is enabled the paging mechanism maps the 32-bit linear address into a 24-bit physical address.

The difference between the two modes lies in calculating the base address. In Protected Mode, the selector is used to specify an index into an operating system defined table (see Figure 4.1). The table contains the 32-bit base address of a given segment. The physical address is formed by adding the base address obtained from the table to the offset.

Paging provides an additional memory management mechanism which operates only in Protected Mode. Paging provides a means of managing the very large segments of the Intel386 SX Microprocessor, as paging operates beneath segmentation. The page mechanism translates the protected linear address which comes from the segmentation unit into a physical address. Figure 4.2 shows the complete Intel386 SX Microprocessor addressing mechanism with paging enabled.

## 4.2 Segmentation

Segmentation is one method of memory management. Segmentation provides the basis for protection. Segments are used to encapsulate regions of memory which have common attributes. For example, all of the code of a given program could be contained in a segment, or an operating system table may reside in a segment. All information about each segment is stored in an 8 byte data structure called a descriptor. All of the descriptors in a system are contained in descriptor tables which are recognized by hardware.

## **TERMINOLOGY**

The following terms are used throughout the discussion of descriptors, privilege levels and protection:

- PL: Privilege Level—One of the four hierarchical privilege levels. Level 0 is the most privileged level and level 3 is the least privileged.
- RPL: Requestor Privilege Level—The privilege level of the original supplier of the selector. RPL is determined by the least two significant bits of a selector
- DPL: Descriptor Privilege Level—This is the least privileged level at which a task may access that descriptor (and the segment associated with that descriptor). Descriptor Privilege Level is determined by bits 6:5 in the Access Right Byte of a descriptor.
- CPL: Current Privilege Level—The privilege level at which a task is currently executing, which equals the privilege level of the code segment being executed. CPL can also be determined by examining the lowest 2 bits of the CS register, except for conforming code segments.
- EPL: Effective Privilege Level—The effective privilege level is the least privileged of the RPL and the DPL. EPL is the numerical maximum of RPL and DPL.
- Task: One instance of the execution of a program.

  Tasks are also referred to as processes.

## **DESCRIPTOR TABLES**

The descriptor tables define all of the segments which are used in a Intel386 SX Microprocessor system. There are three types of tables which hold descriptors: the Global Descriptor Table, Local Descriptor Table, and the Interrupt Descriptor Table. All of the tables are variable length memory arrays and can vary in size from 8 bytes to 64K bytes. Each table can hold up to 8192 8-byte descriptors. The upper 13 bits of a selector are used as an index into the descriptor table. The tables have registers associated with them which hold the 32-bit linear base address and the 16-bit limit of each table.






Figure 4.1. Protected Mode Addressing




Figure 4.2. Paging and Segmentation




Figure 4.3. Descriptor Table Registers



Each of the tables has a register associated with it: GDTR, LDTR, and IDTR; see Figure 2.1. The LGDT, LLDT, and LIDT instructions load the base and limit of the Global, Local, and Interrupt Descriptor Tables into the appropriate register. The SGDT, SLDT, and SIDT store the base and limit values. These are privileged instructions.

## **Global Descriptor Table**

The Global Descriptor Table (GDT) contains descriptors which are available to all of the tasks in a system. The GDT can contain any type of segment descriptor except for interrupt and trap descriptors. Every Intel386 SX CPU system contains a GDT.

The first slot of the Global Descriptor Table corresponds to the null selector and is not used. The null selector defines a null pointer value.

## **Local Descriptor Table**

LDTs contain descriptors which are associated with a given task. Generally, operating systems are designed so that each task has a separate LDT. The LDT may contain only code, data, stack, task gate, and call gate descriptors. LDTs provide a mechanism for isolating a given task's code and data segments from the rest of the operating system, while the GDT contains descriptors for segments which are common to all tasks. A segment cannot be accessed by a task if its segment descriptor does not exist in either the current LDT or the GDT. This provides both isolation and protection for a task's segments while still allowing global data to be shared among tasks.

Unlike the 6-byte GDT or IDT registers which contain a base address and limit, the visible portion of the LDT register contains only a 16-bit selector. This selector refers to a Local Descriptor Table descriptor in the GDT (see figure 2.1).

## Interrupt Descriptor Table

The third table needed for Intel386 SX Microprocessor systems is the Interrupt Descriptor Table. The IDT contains the descriptors which point to the location of the up to 256 interrupt service routines. The IDT may contain only task gates, interrupt gates, and trap gates. The IDT should be at least 256 bytes in size in order to hold the descriptors for the 32 Intel Reserved Interrupts. Every interrupt used by a system must have an entry in the IDT. The IDT entries are referenced by INT instructions, external interrupt vectors, and exceptions.

#### **DESCRIPTORS**

The object to which the segment selector points to is called a descriptor. Descriptors are eight byte quantities which contain attributes about a given region of linear address space. These attributes include the 32-bit base linear address of the segment, the 20-bit length and granularity of the segment, the protection level, read, write or execute privileges, the default size of the operands (16-bit or 32-bit), and the type of segment. All of the attribute information about a segment is contained in 12 bits in the segment descriptor. Figure 4.4 shows the general format of a descriptor. All segments on the Intel386 SX Microprocessor have three attribute fields in common: the P bit, the DPL bit, and the S bit. The P




Figure 4.4. Segment Descriptors



(Present) Bit is 1 if the segment is loaded in physical memory. If P=0 then any attempt to access this segment causes a not present exception (exception 11). The Descriptor Privilege Level, DPL, is a two bit field which specifies the protection level, 0-3, associated with a segment.

The Intel386 SX Microprocessor has two main categories of segments: system segments and non-system segments (for code and data). The segment bit, S, determines if a given segment is a system seg-

ment or a code or data segment. If the S bit is 1 then the segment is either a code or data segment; if it is 0 then the segment is a system segment.

## Code and Data Descriptors (S = 1)

Figure 4.5 shows the general format of a code and data descriptor and Table 4.1 illustrates how the bits in the Access Right Byte are interpreted.




Figure 4.5. Code and Data Descriptors

Table 4.1. Access Rights Byte Definition for Code and Data Descriptors

Bit Position	Name Name Function						
private 7 less to 18 beth on 82 b	Present (P)	P = 1 Segment is mapped into physical memory. P = 0 No mapping to physical memory exists, base and lin not used.	mt are				
6-5	Descriptor Privilege Level (DPL)	Segment privilege attribute used in privilege tests.					
4 Segment Descriptor tor (S) S = 1 Code or Data (includes stacks) segment descriptor S = 0 System Segment Descriptor or Gate Descriptor							
3	Executable (E)	E = 0 Descriptor type is data segment:	If				
2	Expansion Direc-	ED = 0 Expand up segment, offsets must be ≤ limit.	Data				
223R00	tion (ED) Writeable (W)	ED = 1 Expand down segment, offsets must be > limit.  W = 0 Data segment may not be written into.  W = 1 Data segment may be written into.	Segment $(S = 1, E = 0)$				
3	Executable (E)	E = 1 Descriptor type is code segment:	If appar				
2	Conforming (C)	C = 1 Code segment may only be executed when CPL ≥ DPL and CPL	Code Segment				
		remains unchanged.	(S = 1,				
1	Readable (R)	R = 0 Code segment may not be read.	E = 1)				
		R = 1 Code segment may be read.	America -				
0	Accessed (A)	A = 0 Segment has not been accessed.					
	telom anampas sid-bit sugments	A = 1 Segment selector has been loaded into segment re or used by selector test instructions.	gister				






Figure 4.6. System Descriptors

Code and data segments have several descriptor fields in common. The accessed bit, A, is set whenever the processor accesses a descriptor. The granularity bit, G, specifies if a segment length is bytegranular or page-granular.

## System Descriptor Formats (S=0)

System segments describe information about operating system tables, tasks, and gates. Figure 4.6 shows the general format of system segment descriptors, and the various types of system segments. Intel386 SX system descriptors (which are the same as Intel386 DX CPU system descriptors) contain a 32-bit base linear address and a 20-bit segment limit. 80286 system descriptors have a 24-bit base address and a 16-bit segment limit. 80286 system descriptors are identified by the upper 16 bits being all zero.

# Differences Between Intel386™ SX Microprocessor and 80286 Descriptors

In order to provide operating system compatibility with the 80286 the Intel386 SX CPU supports all of the 80286 segment descriptors. The 80286 system segment descriptors contain a 24-bit base address and 16-bit limit, while the Intel386 SX CPU system segment descriptors have a 32-bit base address, a 20-bit limit field, and a granularity bit. The word count field specifies the number of 16-bit quantities to copy for 80286 call gates and 32-bit quantities for Intel386 SX CPU call gates.

#### Selector Fields

A selector in Protected Mode has three fields: Local or Global Descriptor Table indicator (TI), Descriptor Entry Index (Index), and Requestor (the selector's) Privilege Level (RPL) as shown in Figure 4.7. The TI bit selects either the Global Descriptor Table or the Local Descriptor Table. The Index selects one of 8k descriptors in the appropriate descriptor table. The RPL bits allow high speed testing of the selector's privilege attributes.

## **Segment Descriptor Cache**

In addition to the selector value, every segment register has a segment descriptor cache register associated with it. Whenever a segment register's contents are changed, the 8-byte descriptor associated with that selector is automatically loaded (cached) on the chip. Once loaded, all references to that segment use the cached descriptor information instead of reaccessing the descriptor. The contents of the descriptor cache are not visible to the programmer. Since descriptor caches only change when a segment register is changed, programs which modify the descriptor tables must reload the appropriate segment registers after changing a descriptor's value.




Figure 4.7. Example Descriptor Selection

## 4.3 Protection

The Intel386 SX Microprocessor has four levels of protection which are optimized to support a multitasking operating system and to isolate and protect user programs from each other and the operating system. The privilege levels control the use of privileged instructions, I/O instructions, and access to segments and segment descriptors. The Intel386 SX Microprocessor also offers an additional type of protection on a page basis when paging is enabled.

The four-level hierarchical privilege system is an extension of the user/supervisor privilege mode commonly used by minicomputers. The user/supervisor mode is fully supported by the Intel386 SX Microprocessor paging mechanism. The privilege levels (PL) are numbered 0 through 3. Level 0 is the most privileged level.

#### **RULES OF PRIVILEGE**

The Intel386 SX Microprocessor controls access to both data and procedures between levels of a task, according to the following rules.

- Data stored in a segment with privilege level p can be accessed only by code executing at a privilege level at least as privileged as p.
- A code segment/procedure with privilege level p can only be called by a task executing at the same or a lesser privilege level than p.

#### PRIVILEGE LEVELS

At any point in time, a task on the Intel386 SX Microprocessor always executes at one of the four privilege levels. The Current Privilege Level (CPL) specifies what the task's privilege level is. A task's CPL may only be changed by control transfers through gate descriptors to a code segment with a different privilege level. Thus, an application program running at PL=3 may call an operating system routine at PL=1 (via a gate) which would cause the task's CPL to be set to 1 until the operating system routine was finished.

### Selector Privilege (RPL)

The privilege level of a selector is specified by the RPL field. The selector's RPL is only used to establish a less trusted privilege level than the current privilege level of the task for the use of a segment. This level is called the task's effective privilege level (EPL). The EPL is defined as being the least privileged (numerically larger) level of a task's CPL and a selector's RPL. The RPL is most commonly used to verify that pointers passed to an operating system procedure do not access data that is of higher privilege than the procedure that originated the pointer. Since the originator of a selector can specify any RPL value, the Adjust RPL (ARPL) instruction is provided to force the RPL bits to the originator's CPL.



Table 4.2.	Descriptor	Types	Used for	Control	Transfer

Control Transfer Types  Intersegment within the same privilege level		Operation Types	Descriptor Referenced	Descripto Table	
		JMP, CALL RET, IRET*	Code Segment	GDT/LDT	
Intersegment to the same or higher privilege level Interrupt within task may change CPL  Intersegment to a lower privilege level (changes task CPL)		CALL	Call Gate	GDT/LDT	
		Interrupt instruction Exception External Interrupt	Trap or Interrupt Gate	IDT	
		RET, IRET*	Code Segment	GDT/LDT	
	85	CALL, JMP	Task State Segment	GDT	
Task Switch	(0.00)	CALL, JMP	Task Gate	GDT/LDT	
	46 85 92 93	IRET** Interrupt instruction, Exception, External Interrupt	Task Gate	IDT	

<sup>\*</sup>NT (Nested Task bit of flag register) = 0

## I/O Privilege

The I/O privilege level (IOPL) lets the operating system code executing at CPL=0 define the least privileged level at which I/O instructions can be used. An exception 13 (General Protection Violation) is generated if an I/O instruction is attempted when the CPL of the task is less privileged then the IOPL. The IOPL is stored in bits 13 and 14 of the EFLAGS register. The following instructions cause an exception 13 if the CPL is greater than IOPL: IN, INS, OUT, OUTS, STI, CLI, LOCK prefix.

### **Descriptor Access**

There are basically two types of segment accesses: those involving code segments such as control transfers, and those involving data accesses. Determining the ability of a task to access a segment involves the type of segment to be accessed, the instruction used, the type of descriptor used and CPL, RPL, and DPL as described above.

Any time an instruction loads a data segment register (DS, ES, FS, GS) the Intel386 SX Microprocessor makes protection validation checks. Selectors loaded in the DS, ES, FS, GS registers must refer only to data segment or readable code segments.

Finally the privilege validation checks are performed. The CPL is compared to the EPL and if the EPL is more privileged than the CPL, an exception 13 (general protection fault) is generated.

The rules regarding the stack segment are slightly different than those involving data segments. Instructions that load selectors into SS must refer to data segment descriptors for writeable data segments. The DPL and RPL must equal the CPL of all other descriptor types or a privilege level violation will cause an exception 13. A stack not present fault causes an exception 12.

## **PRIVILEGE LEVEL TRANSFERS**

Inter-segment control transfers occur when a selector is loaded in the CS register. For a typical system most of these transfers are simply the result of a call or a jump to another routine. There are five types of control transfers which are summarized in Table 4.2. Many of these transfers result in a privilege level transfer. Changing privilege levels is done only by control transfers, using gates, task switches, and interrupt or trap gates.

Control transfers can only occur if the operation which loaded the selector references the correct descriptor type. Any violation of these descriptor usage rules will cause an exception 13.

<sup>\*\*</sup>NT (Nested Task bit of flag register) = 1






Figure 4.8. Intel386™ SX Microprocessor TSS and TSS Registers






Figure 4.9. Sample I/O Permission Bit Map

## CALL GATES

Gates provide protected indirect CALLs. One of the major uses of gates is to provide a secure method of privilege transfers within a task. Since the operating system defines all of the gates in a system, it can ensure that all gates only allow entry into a few trusted procedures.

# TASK SWITCHING

A very important attribute of any multi-tasking/multiuser operating system is its ability to rapidly switch between tasks or processes. The Intel386 SX Microprocessor directly supports this operation by providing a task switch instruction in hardware. The task switch operation saves the entire state of the machine (all of the registers, address space, and a link to the previous task), loads a new execution state. performs protection checks, and commences execution in the new task. Like transfer of control by gates, the task switch operation is invoked by executing an inter-segment JMP or CALL instruction which refers to a Task State Segment (TSS), or a task gate descriptor in the GDT or LDT. An INT n instruction, exception, trap, or external interrupt may also invoke the task switch operation if there is a task gate descriptor in the associated IDT descriptor

The TSS descriptor points to a segment (see Figure 4.8) containing the entire execution state. A task gate descriptor contains a TSS selector. The Intel386 SX Microprocessor supports both the 80286 and Intel386 SX CPU TSSs. The limit of a Intel386 SX Microprocessor TSS must be greater than 64H (2BH for an 80286 TSS), and can be as large as 16 megabytes. In the additional TSS space, the operating system is free to store additional information such as the reason the task is inactive, time the task has spent running, or open files belonging to the task.

Each task must have a TSS associated with it. The current TSS is identified by a special register in the Intel386 SX Microprocessor called the Task State Segment Register (TR). This register contains a selector referring to the task state segment descriptor that defines the current TSS. A hidden base and limit register associated with TSS descriptor are loaded whenever TR is loaded with a new selector. Returning from a task is accomplished by the IRET instruction. When IRET is executed, control is returned to

the task which was interrupted. The currently executing task's state is saved in the TSS and the old task state is restored from its TSS.

Several bits in the flag register and machine status word (CR0) give information about the state of a task which is useful to the operating system. The Nested Task bit, NT, controls the function of the IRET instruction. If NT=0 the IRET instruction performs the regular return. If NT=1 IRET performs a task switch operation back to the previous task. The NT bit is set or reset in the following fashion:

When a CALL or INT instruction initiates a task switch, the new TSS will be marked busy and the back link field of the new TSS set to the old TSS selector. The NT bit of the new task is set by CALL or INT initiated task switches. An interrupt that does not cause a task switch will clear NT (The NT bit will be restored after execution of the interrupt handler). NT may also be set or cleared by POPF or IRET instructions.

The Intel386 SX Microprocessor task state segment is marked busy by changing the descriptor type field from TYPE 9 to TYPE 0BH. An 80286 TSS is marked busy by changing the descriptor type field from TYPE 1 to TYPE 3. Use of a selector that references a busy task state segment causes an exception 13.

The VM (Virtual Mode) bit is used to indicate if a task is a Virtual 8086 task. If VM=1 then the tasks will use the Real Mode addressing mechanism. The virtual 8086 environment is only entered and exited by a task switch.

The coprocessor's state is not automatically saved when a task switch occurs. The Task Switched Bit, TS, in the CR0 register helps deal with the coprocessor's state in a multi-tasking environment. Whenever the Intel386 SX Microprocessor switches task, it sets the TS bit. The Intel386 SX Microprocessor detects the first use of a processor extension instruction after a task switch and causes the processor extension not available exception 7. The exception handler for exception 7 may then decide whether to save the state of the coprocessor.

The T bit in the Intel386 SX Microprocessor TSS indicates that the processor should generate a debug exception when switching to a task. If T=1 then upon entry to a new task a debug exception 1 will be generated.



# INITIALIZATION AND TRANSITION TO PROTECTED MODE

Since the Intel386 SX Microprocessor begins executing in Real Mode immediately after RESET it is necessary to initialize the system tables and registers with the appropriate values. The GDT and IDT registers must refer to a valid GDT and IDT. The IDT should be at least 256 bytes long, and the GDT must contain descriptors for the initial code and data segments.

Protected Mode is enabled by loading CR0 with PE bit set. This can be accomplished by using the MOV CR0, R/M instruction. After enabling Protected Mode, the next instruction should execute an intersegment JMP to load the CS register and flush the instruction decode queue. The final step is to load all of the data segment registers with the initial selector values.

An alternate approach to entering Protected Mode is to use the built in task-switch to load all of the registers. In this case the GDT would contain two TSS descriptors in addition to the code and data descriptors needed for the first task. The first JMP instruction in Protected Mode would jump to the TSS causing a task switch and loading all of the registers with the values stored in the TSS. The Task State Segment Register should be initialized to point to a valid TSS descriptor.

## 4.4 Paging

Paging is another type of memory management useful for virtual memory multi-tasking operating systems. Unlike segmentation, which modularizes programs and data into variable length segments, paging divides programs into multiple uniform size pages. Pages bear no direct relation to the logical structure of a program. While segment selectors can be considered the logical 'name' of a program module or data structure, a page most likely corresponds to only a portion of a module or data structure.

#### PAGE ORGANIZATION

The Intel386 SX Microprocessor uses two levels of tables to translate the linear address (from the segmentation unit) into a physical address. There are three components to the paging mechanism of the Intel386 SX Microprocessor: the page directory, the page tables, and the page itself (page frame). All memory-resident elements of the Intel386 SX Microprocessor paging mechanism are the same size, namely 4K bytes. A uniform size for all of the elements simplifies memory allocation and reallocation schemes, since there is no problem with memory fragmentation. Figure 4.10 shows how the paging mechanism works.




Figure 4.10. Paging Mechanism

31 nosespenged with tell	2 11 10	9 8	7	6	5	4	3	2	e Pala	0
PAGE TABLE ADDRESS 3112	System Software	0	0	D	A	0	0	U	R —	P
	Defineable	- AND THE REAL PROPERTY.	- miles	Marina .	Towns of	office.	no Rio	S	W	1000

Figure 4.11. Page Directory Entry (Points to Page Table)

PAGE FRAME ADDRESS 3112	System Software Defineable	0	0	D	A	0	0	U - S	R W	Р
-------------------------	----------------------------------	---	---	---	---	---	---	-------	--------	---

Figure 4.12. Page Table Entry (Points to Page)

## Page Fault Register

CR2 is the Page Fault Linear Address register. It holds the 32-bit linear address which caused the last Page Fault detected.

## Page Descriptor Base Register

CR3 is the Page Directory Physical Base Address Register. It contains the physical starting address of the Page Directory (this value is truncated to a 24-bit value associated with the Intel386 SX CPU's 16 megabyte physical memory limitation). The lower 12 bits of CR3 are always zero to ensure that the Page Directory is always page aligned. Loading it with a MOV CR3, reg instruction causes the page table entry cache to be flushed, as will a task switch through a TSS which changes the value of CR0.

## Page Directory

The Page Directory is 4k bytes long and allows up to 1024 page directory entries. Each page directory entry contains information about the page table and the address of the next level of tables, the Page Tables. The contents of a Page Directory Entry are shown in figure 4.11. The upper 10 bits of the linear address ( $A_{31}$ – $A_{22}$ ) are used as an index to select the correct Page Directory Entry.

The page table address contains the upper 20 bits of a 32-bit physical address that is used as the base address for the next set of tables, the page tables. The lower 12 bits of the page table address are zero so that the page table addresses appear on 4 kbyte boundaries. For a Intel386 DX CPU system the upper 20 bits will select one of  $2^{20}$  page tables, but for a Intel386 SX Microprocessor system the upper 20 bits only select one of  $2^{12}$  page tables. Again, this is because the Intel386 SX Microprocessor is limited to a 24-bit physical address and the upper 8 bits ( $A_{24}-A_{31}$ ) are truncated when the address is output on its 24 address pins.

# Page Tables

Each Page Table is 4K bytes long and allows up to 1024 Page table Entries. Each page table entry contains information about the Page Frame and its ad-

dress. The contents of a Page Table Entry are shown in figure 4.12. The middle 10 bits of the linear address  $(A_{21}-A_{12})$  are used as an index to select the correct Page Table Entry.

The Page Frame Address contains the upper 20 bits of a 32-bit physical address that is used as the base address for the Page Frame. The lower 12 bits of the Page Frame Address are zero so that the Page Frame addresses appear on 4 kbyte boundaries. For an Intel386 DX CPU system the upper 20 bits will select one of  $2^{20}$  Page Frames, but for an Intel386 SX Microprocessor system the upper 20 bits only select one of  $2^{12}$  Page Frames. Again, this is because the Intel386 SX Microprocessor is limited to a 24-bit physical address space and the upper 8 bits  $(A_{24} - A_{31})$  are truncated when the address is output on its 24 address pins.

## Page Directory/Table Entries

The lower 12 bits of the Page Table Entries and Page Directory Entries contain statistical information about pages and page tables respectively. The P (Present) bit indicates if a Page Directory or Page Table entry can be used in address translation. If P=1, the entry can be used for address translation. If P=0, the entry cannot be used for translation. All of the other bits are available for use by the software. For example, the remaining 31 bits could be used to indicate where on disk the page is stored.

The A (Accessed) bit is set by the Intel386 SX CPU for both types of entries before a read or write access occurs to an address covered by the entry. The D (Dirty) bit is set to 1 before a write to an address covered by that page table entry occurs. The D bit is undefined for Page Directory Entries. When the P, A and D bits are updated by the Intel386 SX CPU, the processor generates a Read- Modify-Write cycle which locks the bus and prevents conflicts with other processors or peripherals. Software which modifies these bits should use the LOCK prefix to ensure the integrity of the page tables in multi-master systems

The 3 bits marked system software definable in Figures 4.11 and Figure 4.12 are software definable. System software writers are free to use these bits for whatever purpose they wish.



## PAGE LEVEL PROTECTION (R/W, U/S BITS)

The Intel386 SX Microprocessor provides a set of protection attributes for paging systems. The paging mechanism distinguishes between two levels of protection: User, which corresponds to level 3 of the segmentation based protection, and supervisor which encompasses all of the other protection levels (0, 1, 2). Programs executing at Level 0, 1 or 2 bypass the page protection, although segmentation-based protection is still enforced by the hardware.

The U/S and R/W bits are used to provide User/Supervisor and Read/Write protection for individual pages or for all pages covered by a Page Table Directory Entry. The U/S and R/W bits in the second level Page Table Entry apply only to the page described by that entry. While the U/S and R/W bits in the first level Page Directory Table apply to all pages described by the page table pointed to by that directory entry. The U/S and R/W bits for a given page are obtained by taking the most restrictive of the U/S and R/W from the Page Directory Table Entries and using these bits to address the page.

#### TRANSLATION LOOKASIDE BUFFER

The Intel386 SX Microprocessor paging hardware is designed to support demand paged virtual memory systems. However, performance would degrade substantially if the processor was required to access two levels of tables for every memory reference. To solve this problem, the Intel386 SX Microprocessor keeps a cache of the most recently accessed pages, this cache is called the Translation Lookaside Buffer (TLB). The TLB is a four-way set associative 32-entry page table cache. It automatically keeps the most commonly used page table entries in the processor. The 32-entry TLB coupled with a 4K page size results in coverage of 128K bytes of memory addresses. For many common multi-tasking systems, the TLB will have a hit rate of greater than 98%. This means that the processor will only have to access the two-level page structure for less than 2% of all memory references.

#### **PAGING OPERATION**

The paging hardware operates in the following fashion. The paging unit hardware receives a 32-bit linear address from the segmentation unit. The upper 20 linear address bits are compared with all 32 entries in the TLB to determine if there is a match. If there is a match (i.e. a TLB hit), then the 24-bit physical address is calculated and is placed on the address bus.

If the page table entry is not in the TLB, the Intel386 SX Microprocessor will read the appropriate Page Directory Entry. If P=1 on the Page Directory Entry, indicating that the page table is in memory, then the Intel386 SX Microprocessor will read the appropriate

Page Table Entry and set the Access bit. If P=1 on the Page Table Entry, indicating that the page is in memory, the Intel386 SX Microprocessor will update the Access and Dirty bits as needed and fetch the operand. The upper 20 bits of the linear address, read from the page table, will be stored in the TLB for future accesses. If P=0 for either the Page Directory Entry or the Page Table Entry, then the processor will generate a page fault Exception 14.

The processor will also generate a Page Fault (Exception 14) if the memory reference violated the page protection attributes. CR2 will hold the linear address which caused the page fault. Since Exception 14 is classified as a fault, CS:EIP will point to the instruction causing the page-fault. The 16-bit error code pushed as part of the page fault handler will contain status bits which indicate the cause of the page fault.

The 16-bit error code is used by the operating system to determine how to handle the Page Fault. Figure 4.13 shows the format of the Page Fault error code and the interpretation of the bits. Even though the bits in the error code (U/S, W/R, and P) have similar names as the bits in the Page Directory/Table Entries, the interpretation of the error code bits is different. Figure 4.14 indicates what type of access caused the page fault.



Figure 4.13. Page Fault Error Code Format

**U/S**: The U/S bit indicates whether the access causing the fault occurred when the processor was executing in User Mode (U/S = 1) or in Supervisor mode (U/S = 0)

**W/R**: The W/R bit indicates whether the access causing the fault was a Read (W/R = 0) or a Write (W/R = 1)

**P**: The P bit indicates whether a page fault was caused by a not-present page (P = 0), or by a page level protection violation (P = 1)

U = Undefined

U/S	W/R	Access Type		
0	0	Supervisor* Read		
0	1	Supervisor Write		
1	0	User Read		
coo 1 ma	det.edfo.dos	User Write		

\*Descriptor table access will fault with U/S=0, even if the program is executing at level 3.

Figure 4.14. Type of Access Causing Page Fault



#### **OPERATING SYSTEM RESPONSIBILITIES**

When the operating system enters or exits paging mode (by setting or resetting bit 31 in the CR0 register) a short JMP must be executed to flush the Intel386 SX Microprocessor's prefetch queue. This ensures that all instructions executed after the address mode change will generate correct addresses.

The Intel386 SX Microprocessor takes care of the page address translation process, relieving the burden from an operating system in a demand-paged system. The operating system is responsible for setting up the initial page tables and handling any page faults. The operating system also is required to invalidate (i.e. flush) the TLB when any changes are made to any of the page table entries. The operating system must reload CR3 to cause the TLB to be flushed.

Setting up the tables is simply a matter of loading CR3 with the address of the Page Directory, and allocating space for the Page Directory and the Page Tables. The primary responsibility of the operating system is to implement a swapping policy and handle all of the page faults.

A final concern of the operating system is to ensure that the TLB cache matches the information in the paging tables. In particular, any time the operating systems sets the P (Present) bit of page table entry to zero. The TLB must be flushed by reloading CR3. Operating systems may want to take advantage of the fact that CR3 is stored as part of a TSS, to give every task or group of tasks its own set of page tables.

#### 4.5 Virtual 8086 Environment

The Intel386 SX Microprocessor allows the execution of 8086 application programs in both Real Mode and in the Virtual 8086 Mode. The Virtual 8086 Mode allows the execution of 8086 applications, while still allowing the system designer to take full advantage of the Intel386 SX CPU's protection mechanism.

#### VIRTUAL 8086 ADDRESSING MECHANISM

One of the major differences between Intel386 SX CPU Real and Protected modes is how the segment selectors are interpreted. When the processor is executing in Virtual 8086 Mode, the segment registers are used in a fashion identical to Real Mode. The contents of the segment register are shifted left 4 bits and added to the offset to form the segment base linear address.

The Intel386 SX Microprocessor allows the operating system to specify which programs use the 8086

address mechanism and which programs use Protected Mode addressing on a per task basis. Through the use of paging, the one megabyte address space of the Virtual Mode task can be mapped to anywhere in the 4 gigabyte linear address space of the Intel386 SX Microprocessor. Like Real Mode, Virtual Mode addresses that exceed one megabyte will cause an exception 13. However, these restrictions should not prove to be important, because most tasks running in Virtual 8086 Mode will simply be existing 8086 application programs.

### **PAGING IN VIRTUAL MODE**

The paging hardware allows the concurrent running of multiple Virtual Mode tasks, and provides protection and operating system isolation. Although it is not strictly necessary to have the paging hardware enabled to run Virtual Mode tasks, it is needed in order to run multiple Virtual Mode tasks or to relocate the address space of a Virtual Mode task to physical address space greater than one megabyte.

The paging hardware allows the 20-bit linear address produced by a Virtual Mode program to be divided into as many as 256 pages. Each one of the pages can be located anywhere within the maximum 16 megabyte physical address space of the Intel386 SX Microprocessor. In addition, since CR3 (the Page Directory Base Register) is loaded by a task switch, each Virtual Mode task can use a different mapping scheme to map pages to different physical locations. Finally, the paging hardware allows the sharing of the 8086 operating system code between multiple 8086 applications.

#### PROTECTION AND I/O PERMISSION BIT MAP

All Virtual Mode programs execute at privilege level 3. As such, Virtual Mode programs are subject to all of the protection checks defined in Protected Mode. This is different than Real Mode, which implicitly is executing at privilege level 0. Thus, an attempt to execute a privileged instruction in Virtual Mode will cause an exception 13 fault.

The following are privileged instructions, which may be executed only at Privilege Level 0. Attempting to execute these instructions in Virtual 8086 Mode (or anytime CPL≥0) causes an exception 13 fault:

LIDT; MOV DRn,REG; MOV reg,DRn; LGDT; MOV TRn,reg; MOV reg,TRn; LMSW; MOV CRn,reg; MOV reg,CRn;

CLTS; HLT;



Several instructions, particularly those applying to the multitasking and the protection model, are available only in Protected Mode. Therefore, attempting to execute the following instructions in Real Mode or in Virtual 8086 Mode generates an exception 6 fault:

LTR; STR;
LLDT; SLDT;
LAR; VERR;
LSL; VERW;
ARPL:

The instructions which are IOPL sensitive in Protected Mode are:

IN; STI; OUT; CLI INS; OUTS; REP INS; REP OUTS;

In Virtual 8086 Mode the following instructions are IOPL-sensitive:

INT n; STI; PUSHF; CLI; POPF; IRET;

The PUSHF, POPF, and IRET instructions are IOPL-sensitive in Virtual 8086 Mode only. This provision allows the IF flag to be virtualized to the virtual 8086 Mode program. The INT n software interrupt instruction is also IOPL-sensitive in Virtual 8086 mode. Note that the INT 3, INTO, and BOUND instructions are not IOPL-sensitive in Virtual 8086 Mode.

The I/O instructions that directly refer to addresses in the processor's I/O space are IN, INS, OUT, and OUTS. The Intel386 SX Microprocessor has the ability to selectively trap references to specific I/O addresses. The structure that enables selective trapping is the I/O Permission Bit Map in the TSS segment (see Figures 4.8 and 4.9). The I/O permission map is a bit vector. The size of the map and its location in the TSS segment are variable. The processor locates the I/O permission map by means of the I/O map base field in the fixed portion of the TSS. The I/O map base field is 16 bits wide and contains the offset of the beginning of the I/O permission map.

In protected mode when an I/O instruction (IN, INS, OUT or OUTS) is encountered, the processor first checks whether CPL≤IOPL. If this condition is true, the I/O operation may proceed. If not true, the processor checks the I/O permission map (in Virtual 8086 Mode, the processor consults the map without regard for the IOPL).

Each bit in the map corresponds to an I/O port byte address; for example, the bit for port 41 is found at I/O map base +5, bit offset 1. The processor tests all the bits that correspond to the I/O addresses spanned by an I/O operation; for example, a double word operation tests four bits corresponding to four adjacent byte addresses. If any tested bit is set, the processor signals a general protection exception. If all the tested bits are zero, the I/O operations may proceed.

It is not necessary for the I/O permission map to represent all the I/O addresses. I/O addresses not spanned by the map are treated as if they had one-bits in the map. The I/O map base should be at least one byte less than the TSS limit, the last byte beyond the I/O mapping information must contain all 1's.

Because the I/O permission map is in the TSS segment, different tasks can have different maps. Thus, the operating system can allocate ports to a task by changing the I/O permission map in the task's TSS.

**IMPORTANT IMPLEMENTATION NOTE:** Beyond the last byte of I/O mapping information in the I/O permission bit map **must** be a byte containing all 1's. The byte of all 1's must be within the limit of the Intel386 SX CPU TSS segment (see Figure 4.8).

## Interrupt Handling

In order to fully support the emulation of an 8086 machine, interrupts in Virtual 8086 Mode are handled in a unique fashion. When running in Virtual Mode all interrupts and exceptions involve a privilege change back to the host Intel386 SX Microprocessor operating system. The Intel386 SX Microprocessor operating system determines if the interrupt comes from a Protected Mode application or from a Virtual Mode program by examining the VM bit in the EFLAGS image stored on the stack.

When a Virtual Mode program is interrupted and execution passes to the interrupt routine at level 0, the VM bit is cleared. However, the VM bit is still set in the EFLAG image on the stack.

The Intel386 SX Microprocessor operating system in turn handles the exception or interrupt and then returns control to the 8086 program. The Intel386 SX Microprocessor operating system may choose to let the 8086 operating system handle the interrupt or it may emulate the function of the interrupt handler. For example, many 8086 operating system calls are accessed by PUSHing parameters on the stack, and then executing an INT n instruction. If the IOPL is set to 0 then all INT n instructions will be intercepted by the Intel386 SX Microprocessor operating system.



An Intel386 SX Microprocessor operating system can provide a Virtual 8086 Environment which is totally transparent to the application software by intercepting and then emulating 8086 operating system's calls, and intercepting IN and OUT instructions.

### **Entering and Leaving Virtual 8086 Mode**

Virtual 8086 mode is entered by executing a 32-bit IRET instruction at CPL=0 where the stack has a 1 in the VM bit of its EFLAGS image, or a Task Switch (at any CPL) to a Intel386 SX Microprocessor task whose Intel386 SX CPU TSS has a EFLAGS image containing a 1 in the VM bit position while the processor is executing in the Protected Mode. POPF does not affect the VM bit but a PUSHF always pushes a 0 in the VM bit.

The transition out of Virtual 8086 mode to protected mode occurs only on receipt of an interrupt or exception. In Virtual 8086 mode, all interrupts and exceptions vector through the protected mode IDT, and enter an interrupt handler in protected mode. As part of the interrupt processing the VM bit is cleared.

Because the matching IRET must occur from level 0, Interrupt or Trap Gates used to field an interrupt or exception out of Virtual 8086 mode must perform an inter-level interrupt only to level 0. Interrupt or Trap Gates through conforming segments, or through segments with DPL>0, will raise a GP fault with the CS selector as the error code.

#### Task Switches To/From Virtual 8086 Mode

Tasks which can execute in Virtual 8086 mode must be described by a TSS with the Intel386 SX CPU format (type 9 or 11 descriptor). A task switch out of virtual 8086 mode will operate exactly the same as any other task switch out of a task with a Intel386 SX CPU TSS. All of the programmer visible state, including the EFLAGS register with the VM bit set to 1, is stored in the TSS. The segment registers in the TSS will contain 8086 segment base values rather than selectors.

A task switch into a task described by a Intel386 SX CPU TSS will have an additional check to determine if the incoming task should be resumed in Virtual 8086 mode. Tasks described by 286 format TSSs cannot be resumed in Virtual 8086 mode, so no check is required there (the FLAGS image in 286 format TSS has only the low order 16 FLAGS bits). Before loading the segment register images from a Intel386 SX CPU TSS, the FLAGS image is loaded, so that the segment registers are loaded from the TSS image as 8086 segment base values. The task is now ready to resume in Virtual 8086 mode.

## Transitions Through Trap and Interrupt Gates, and IRET

A task switch is one way to enter or exit Virtual 8086 mode. The other method is to exit through a Trap or Interrupt gate, as part of handling an interrupt, and to enter as part of executing an IRET instruction. The transition out must use a Intel386 SX CPU Trap Gate (Type 14), or Intel386 SX CPU Interrupt Gate (Type 15), which must point to a non-conforming level 0 segment (DPL=0) in order to permit the trap handler to IRET back to the Virtual 8086 program. The Gate must point to a non-conforming level 0 segment to perform a level switch to level 0 so that the matching IRET can change the VM bit. Intel386 SX CPU gates must be used since 286 gates save only the low 16 bits of the EFLAGS register (the VM bit will not be saved). Also, the 16-bit IRET used to terminate the 286 interrupt handler will pop only the lower 16 bits from FLAGS, and will not affect the VM bit. The action taken for a Intel386 SX CPU Trap or Interrupt gate if an interrupt occurs while the task is executing in virtual 8086 mode is given by the following sequence:

- Save the FLAGS register in a temp to push later.
   Turn off the VM, TF, and IF bits.
- Interrupt and Trap gates must perform a level switch from 3 (where the Virtual 8086 Mode program executes) to level 0 (so IRET can return).
- Push the 8086 segment register values onto the new stack, in this order: GS, FS, DS, ES. These are pushed as 32-bit quantities. Then load these 4 registers with null selectors (0).
- Push the old 8086 stack pointer onto the new stack by pushing the SS register (as 32-bits), then pushing the 32-bit ESP register saved above.
- 5. Push the 32-bit EFLAGS register saved in step 1.
- Push the old 8086 instruction onto the new stack by pushing the CS register (as 32-bits), then pushing the 32-bit EIP register.
- Load up the new CS:EIP value from the interrupt gate, and begin execution of the interrupt routine in protected mode.

The transition out of V86 mode performs a level change and stack switch, in addition to changing back to protected mode. Also all of the 8086 segment register images are stored on the stack (behind the SS:ESP image), and then loaded with null (0) selectors before entering the interrupt handler. This will permit the handler to safely save and restore the DS, ES, FS, and GS registers as 286 selectors. This is needed so that interrupt handlers which don't care about the mode of the interrupted program can use the same prologue and epilogue code for state saving regardless of whether or not a 'native' mode or Virtual 8086 Mode program was inter-



rupted. Restoring null selectors to these registers before executing the IRET will cause a trap in the interrupt handler. Interrupt routines which expect or return values in the segment registers will have to obtain/return values from the 8086 register images pushed onto the new stack. They will need to know the mode of the interrupted program in order to know where to find/return segment registers, and also to know how to interpret segment register values.

The IRET instruction will perform the inverse of the above sequence. Only the extended IRET instruction (operand size=32) can be used and must be executed at level 0 to change the VM bit to 1.

- 1. If the NT bit in the FLAGS register is on, an intertask return is performed. The current state is stored in the current TSS, and the link field in the current TSS is used to locate the TSS for the interrupted task which is to be resumed. Otherwise, continue with the following sequence:
- Read the FLAGS image from SS:8[ESP] into the FLAGS register. This will set VM to the value active in the interrupted routine.
- Pop off the instruction pointer CS:EIP. EIP is popped first, then a 32-bit word is popped which contains the CS value in the lower 16 bits. If VM=0, this CS load is done as a protected mode segment load. If VM=1, this will be done as an 8086 segment load.
- Increment the ESP register by 4 to bypass the FLAGS image which was 'popped' in step 1.
- 5. If VM=1, load segment registers ES, DS, FS, and GS from memory locations SS:[ESP+8], SS:[ESP+12], SS:[ESP+16], and SS:[ESP=20], respectively, where the new value of ESP stored in step 4 is used. Since VM=1, these are done as 8086 segment register loads.
  - Else if VM=0, check that the selectors in ES, DS, FS, and GS are valid in the interrupted routine. Null out invalid selectors to trap if an attempt is made to access through them.
- If RPL(CS)>CPL, pop the stack pointer SS:ESP from the stack. The ESP register is popped first, followed by 32-bits containing SS in the lower 16 bits. If VM=0, SS is loaded as a protected mode segment register load. If VM=1, an 8086 segment register load is used.
- Resume execution of the interrupted routine. The VM bit in the FLAGS register (restored from the interrupt routine's stack image in step 1) determines whether the processor resumes the interrupted routine in Protected mode or Virtual 8086 Mode.

## 5.0 FUNCTIONAL DATA

The Intel386 SX Microprocessor features a straightforward functional interface to the external hardware. The Intel386 SX Microprocessor has separate parallel buses for data and address. The data bus is 16-bits in width, and bi-directional. The address bus outputs 24-bit address values using 23 address lines and two byte enable signals.

The Intel386 SX Microprocessor has two selectable address bus cycles: address pipelined and non-address pipelined. The address pipelining option allows as much time as possible for data access by starting the pending bus cycle before the present bus cycle is finished. A non-pipelined bus cycle gives the highest bus performance by executing every bus cycle in two processor CLK cycles. For maximum design flexibility, the address pipelining option is selectable on a cycle-by-cycle basis.

The processor's bus cycle is the basic mechanism for information transfer, either from system to processor, or from processor to system. Intel386 SX Microprocessor bus cycles perform data transfer in a minimum of only two clock periods. The maximum transfer bandwidth at 16 MHz is therefore 16 Mbytes/sec. However, any bus cycle will be extended for more than two clock periods if external hardware withholds acknowledgement of the cycle.

The Intel386 SX Microprocessor can relinquish control of its local buses to allow mastership by other devices, such as direct memory access (DMA) channels. When relinquished, HLDA is the only output pin driven by the Intel386 SX Microprocessor, providing near-complete isolation of the processor from its system (all other output pins are in a float condition).

## 5.1 Signal Description Overview

Ahead is a brief description of the Intel386 SX Microprocessor input and output signals arranged by functional groups. Note the # symbol at the end of a signal name indicates the active, or asserted, state occurs when the signal is at a LOW voltage. When no # is present after the signal name, the signal is asserted when at the HIGH voltage level.

Example signal: M/IO# — HIGH voltage indicates Memory selected

LOW voltage indicates
I/O selected

The signal descriptions sometimes refer to AC timing parameters, such as 't<sub>25</sub> Reset Setup Time' and 't<sub>26</sub> Reset Hold Time.' The values of these parameters can be found in Table 7.4.



### CLOCK (CLK2)

CLK2 provides the fundamental timing for the Intel386 SX Microprocessor. It is divided by two internally to generate the internal processor clock used for instruction execution. The internal clock is comprised of two phases, 'phase one' and 'phase two'. Each CLK2 period is a phase of the internal clock. Figure 5.2 illustrates the relationship. If desired, the phase of the internal processor clock can be synchronized to a known phase by ensuring the falling edge of the RESET signal meets the applicable setup and hold times  $t_{25}$  and  $t_{26}$ .

## DATA BUS (D<sub>15</sub>-D<sub>0</sub>)

These three-state bidirectional signals provide the general purpose data path between the Intel386 SX Microprocessor and other devices. The data bus outputs are active HIGH and will float during bus hold acknowledge. Data bus reads require that readdata setup and hold times  $t_{21}$  and  $t_{22}$  be met relative to CLK2 for correct operation.




Figure 5.1. Functional Signal Groups




Figure 5.2. CLK2 Signal and Internal Processor Clock



## ADDRESS BUS (A23-A1, BHE#, BLE#)

These three-state outputs provide physical memory addresses or I/O port addresses.  $A_{23}-A_{16}$  are LOW during I/O transfers except for I/O transfers automatically generated by coprocessor instructions. During coprocessor I/O transfers,  $A_{22}-A_{16}$  are driven LOW, and  $A_{23}$  is driven HIGH so that this address line can be used by external logic to generate the coprocessor select signal. Thus, the I/O address driven by the Intel386 SX Microprocessor for coprocessor commands is 8000F8H, the I/O addresses driven by the Intel386 SX Microprocessor for coprocessor data are 8000FCH or 8000FEH for cycles to the Intel387TM SX.

The address bus is capable of addressing 16 megabytes of physical memory space (000000H through FFFFFFH), and 64 kilobytes of I/O address space (000000H through 00FFFFH) for programmed I/O. The address bus is active HIGH and will float during bus hold acknowledge.

The Byte Enable outputs, BHE# and BLE#, directly indicate which bytes of the 16-bit data bus are involved with the current transfer. BHE# applies to  $D_{15}-D_8$  and BLE# applies to  $D_7-D_0$ . If both BHE# and BLE# are asserted, then 16 bits of data are being transferred. See Table 5.1 for a complete decoding of these signals. The byte enables are active LOW and will float during bus hold acknowledge.

## BUS CYCLE DEFINITION SIGNALS (W/R#, D/C#, M/IO#, LOCK#)

These three-state outputs define the type of bus cycle being performed: W/R# distinguishes between

write and read cycles, D/C# distinguishes between data and control cycles, M/IO# distinguishes between memory and I/O cycles, and LOCK# distinguishes between locked and unlocked bus cycles. All of these signals are active LOW and will float during bus acknowledge.

The primary bus cycle definition signals are W/R#, D/C# and M/IO#, since these are the signals driven valid as ADS# (Address Status output) becomes active. The LOCK# is driven valid at the same time the bus cycle begins, which due to address pipelining, could be after ADS# becomes active. Exact bus cycle definitions, as a function of W/R#, D/C#, and M/IO# are given in Table 5.2.

LOCK# indicates that other system bus masters are not to gain control of the system bus while it is active. LOCK# is activated on the CLK2 edge that begins the first locked bus cycle (i.e., it is not active at the same time as the other bus cycle definition pins) and is deactivated when ready is returned at the end of the last bus cycle which is to be locked. The beginning of a bus cycle is determined when READY# is returned in a previous bus cycle and another is pending (ADS# is active) or by the clock edge in which ADS# is driven active if the bus was idle. This means that it follows more closely with the write data rules when it is valid, but may cause the bus to be locked longer than desired. The LOCK# signal may be explicitly activated by the LOCK prefix on certain instructions. LOCK# is always asserted when executing the XCHG instruction, during descriptor updates, and during the interrupt acknowledge sequence.

Table 5.1. Byte Enable Definitions

BHE#	BLE#	Function
0	PROCESSE O CEOCK	Word Transfer
0	1	Byte transfer on upper byte of the data bus, D <sub>15</sub> -D <sub>8</sub>
1	CLICE PERIOD O M2 PERIOD	Byte transfer on lower byte of the data bus, D <sub>7</sub> -D <sub>0</sub>
1	1	Never occurs

## **Table 5.2. Bus Cycle Definition**

M/IO#	D/C#	W/R#	Bus Cycle Type	Locked?	
0	0	0	Interrupt Acknowledge	Yes	
0	0	1 1	does not occur	PROCESS	
0	1	0	I/O Data Read	No	
0	1	1	I/O Data Write	No	
1	0	0	Memory Code Read	No	
280167-17	0	1	Halt: Shutdown:	No	
	ilock	al Processor C	Address = 2 Address = 0 BHE# = 1 BHE# = 1 BLE# = 0 BLE# = 0		
1	1	0	Memory Data Read	Some Cycles	
1	1	1	Memory Data Write	Some Cycles	



## BUS CONTROL SIGNALS (ADS#, READY#, NA#)

The following signals allow the processor to indicate when a bus cycle has begun, and allow other system hardware to control address pipelining and bus cycle termination.

## Address Status (ADS#)

This three-state output indicates that a valid bus cycle definition and address (W/R#, D/C#, M/IO#, BHE#, BLE# and A23-A1) are being driven at the Intel386 SX Microprocessor pins. ADS# is an active LOW output. Once ADS# is driven active, valid address, byte enables, and definition signals will not change. In addition, ADS# will remain active until its associated bus cycle begins (when READY# is returned for the previous bus cycle when running pipelined bus cycles). When address pipelining is utilized, maximum throughput is achieved by initiating bus cycles when ADS# and READY# are active in the same clock cycle. ADS# will float during bus hold acknowledge. See sections Non-Pipelined Address and Pipelined Address for additional information on how ADS# is asserted for different bus states.

## Transfer Acknowledge (READY#)

This input indicates the current bus cycle is complete, and the active bytes indicated by BHE# and BLE# are accepted or provided. When READY# is sampled active during a read cycle or interrupt acknowledge cycle, the Intel386 SX Microprocessor latches the input data and terminates the cycle. When READY# is sampled active during a write cycle, the processor terminates the bus cycle.

READY# is ignored on the first bus state of all bus cycles, and sampled each bus state thereafter until asserted. READY# must eventually be asserted to acknowledge every bus cycle, including Halt Indication and Shutdown Indication bus cycles. When being sampled, READY# must always meet setup and hold times t<sub>19</sub> and t<sub>20</sub> for correct operation.

## **Next Address Request (NA#)**

This is used to request address pipelining. This input indicates the system is prepared to accept new values of BHE#, BLE#,  $A_{23}$ – $A_1$ , W/R#, D/C# and M/IO# from the Intel386 SX Microprocessor even if the end of the current cycle is not being acknowledged on READY#. If this input is active when sampled, the next address is driven onto the bus, provided the next bus request is already pending internally. NA# is ignored in CLK cycles in which ADS# or

READY# is activated. This signal is active LOW and must satisfy setup and hold times  $t_{15}$  and  $t_{16}$  for correct operation. See **Pipelined Address** and **Read and Write Cycles** for additional information.

### **BUS ARBITRATION SIGNALS (HOLD, HLDA)**

This section describes the mechanism by which the processor relinquishes control of its local buses when requested by another bus master device. See **Entering and Exiting Hold Acknowledge** for additional information.

## **Bus Hold Request (HOLD)**

This input indicates some device other than the Intel386 SX Microprocessor requires bus mastership. When control is granted, the Intel386 SX Microprocessor floats  $A_{23}-A_1,\ BHE\#,\ BLE\#,\ D_{15}-D_0,\ LOCK\#,\ M/IO\#,\ D/C\#,\ W/R\#$  and ADS#, and then activates HLDA, thus entering the bus hold acknowledge state. The local bus will remain granted to the requesting master until HOLD becomes inactive. When HOLD becomes inactive, the Intel386 SX Microprocessor will deactivate HLDA and drive the local bus (at the same time), thus terminating the hold acknowledge condition.

HOLD must remain asserted as long as any other device is a local bus master. External pull-up resistors may be required when in the hold acknowledge state since none of the Intel386 SX Microprocessor floated outputs have internal pull-up resistors. See Resistor Recommendations for additional information. HOLD is not recognized while RESET is active. If RESET is asserted while HOLD is asserted, RESET has priority and places the bus into an idle state, rather than the hold acknowledge (high-impedance) state.

HOLD is a level-sensitive, active HIGH, synchronous input. HOLD signals must always meet setup and hold times  $t_{23}$  and  $t_{24}$  for correct operation.

### Bus Hold Acknowledge (HLDA)

When active (HIGH), this output indicates the Intel386 SX Microprocessor has relinquished control of its local bus in response to an asserted HOLD signal, and is in the bus Hold Acknowledge state.

The Bus Hold Acknowledge state offers near-complete signal isolation. In the Hold Acknowledge state, HLDA is the only signal being driven by the Intel386 SX Microprocessor. The other output signals or bidirectional signals (D<sub>15</sub>–D<sub>0</sub>, BHE#, BLE#, A<sub>23</sub>–A<sub>1</sub>, W/R#, D/C#, M/IO#, LOCK# and ADS#) are in a high-impedance state so the re-



questing bus master may control them. These pins remain OFF throughout the time that HLDA remains active (see Table 5.3)). Pull-up resistors may be desired on several signals to avoid spurious activity when no bus master is driving them. See **Resistor Recommendations** for additional information.

When the HOLD signal is made inactive, the Intel386 SX Microprocessor will deactivate HLDA and drive the bus. One rising edge on the NMI input is remembered for processing after the HOLD input is negated.

Table 5.3. Output pin State During HOLD

Pin Value	Pin Names
quis marti.	HLDA
Float	LOCK#, M/IO#, D/C#, W/R#, ADS#, A <sub>23</sub> -A <sub>1</sub> , BHE#, BLE#, D <sub>15</sub> -D <sub>0</sub>

In addition to the normal usage of Hold Acknowledge with DMA controllers or master peripherals, the near-complete isolation has particular attractiveness during system test when test equipment drives the system, and in hardware fault-tolerant applications.

## **HOLD Latencies**

The maximum possible HOLD latency depends on the software being executed. The actual HOLD latency at any time depends on the current bus activity, the state of the LOCK# signal (internal to the CPU) activated by the LOCK# prefix, and interrupts. The Intel386 SX Microprocessor will not honor a HOLD request until the current bus operation is complete.

The Intel386 SX Microprocessor breaks 32-bit data or I/O accesses into 2 internally locked 16-bit bus cycles; the LOCK# signal is not asserted. The Intel386 SX Microprocessor breaks unaligned 16-bit or 32-bit data or I/O accesses into 2 or 3 internally locked 16-bit bus cycles. Again, the LOCK# signal is not asserted but a HOLD request will not be recognized until the end of the entire transfer.

Wait states affect HOLD latency. The Intel386 SX Microprocessor will not honor a HOLD request until the end of the current bus operation, no matter how many wait states are required. Systems with DMA where data transfer is critical must insure that READY# returns sufficiently soon.

## COPROCESSOR INTERFACE SIGNALS (PEREQ, BUSY#, ERROR#)

In the following sections are descriptions of signals dedicated to the numeric coprocessor interface. In addition to the data bus, address bus, and bus cycle definition signals, these following signals control communication between the Intel386 SX Microprocessor and its Intel387<sup>TM</sup> SX processor extension.

## Coprocessor Request (PEREQ)

When asserted (HIGH), this input signal indicates a coprocessor request for a data operand to be transferred to/from memory by the Intel386 SX Microprocessor. In response, the Intel386 SX Microprocessor transfers information between the coprocessor and memory. Because the Intel386 SX Microprocessor has internally stored the coprocessor opcode being executed, it performs the requested data transfer with the correct direction and memory address

PEREQ is a level-sensitive active HIGH asynchronous signal. Setup and hold times, t<sub>29</sub> and t<sub>30</sub>, relative to the CLK2 signal must be met to guarantee recognition at a particular clock edge. This signal is provided with a weak internal pull-down resistor of around 20 K-ohms to ground so that it will not float active when left unconnected.

## Coprocessor Busy (BUSY#)

When asserted (LOW), this input indicates the coprocessor is still executing an instruction, and is not yet able to accept another. When the Intel386 SX Microprocessor encounters any coprocessor instruction which operates on the numerics stack (e.g. load, pop, or arithmetic operation), or the WAIT instruction, this input is first automatically sampled until it is seen to be inactive. This sampling of the BUSY# input prevents overrunning the execution of a previous coprocessor instruction.

The FNINIT, FNSTENV, FNSAVE, FNSTSW, FNSTCW and FNCLEX coprocessor instructions are allowed to execute even if BUSY# is active, since these instructions are used for coprocessor initialization and exception-clearing.

BUSY# is an active LOW, level-sensitive asynchronous signal. Setup and hold times, t<sub>29</sub> and t<sub>30</sub>, rela-



tive to the CLK2 signal must be met to guarantee recognition at a particular clock edge. This pin is provided with a weak internal pull-up resistor of around 20 K-ohms to Vcc so that it will not float active when left unconnected.

BUSY# serves an additional function. If BUSY# is sampled LOW at the falling edge of RESET, the Intel386 SX Microprocessor performs an internal self-test (see **Bus Activity During and Following Reset**. If BUSY# is sampled HIGH, no self-test is performed.

## Coprocessor Error (ERROR#)

When asserted (LOW), this input signal indicates that the previous coprocessor instruction generated a coprocessor error of a type not masked by the coprocessor's control register. This input is automatically sampled by the Intel386 SX Microprocessor when a coprocessor instruction is encountered, and if active, the Intel386 SX Microprocessor generates exception 16 to access the error-handling software.

Several coprocessor instructions, generally those which clear the numeric error flags in the coprocessor or save coprocessor state, do execute without the Intel386 SX Microprocessor generating exception 16 even if ERROR# is active. These instructions are FNINIT, FNCLEX, FNSTSW, FNSTSWAX, FNSTCW, FNSTENV and FNSAVE.

ERROR# is an active LOW, level-sensitive asynchronous signal. Setup and hold times, t<sub>29</sub> and t<sub>30</sub>, relative to the CLK2 signal must be met to guarantee recognition at a particular clock edge. This pin is provided with a weak internal pull-up resistor of around 20 K-ohms to Vcc so that it will not float active when left unconnected.

#### INTERRUPT SIGNALS (INTR, NMI, RESET)

The following descriptions cover inputs that can interrupt or suspend execution of the processor's current instruction stream.

#### Maskable Interrupt Request (INTR)

When asserted, this input indicates a request for interrupt service, which can be masked by the Intel386 SX CPU Flag Register IF bit. When the Intel386 SX Microprocessor responds to the INTR input, it performs two interrupt acknowledge bus cycles and, at the end of the second, latches an 8-bit interrupt vector on  $D_7$ – $D_0$  to identify the source of the interrupt.

INTR is an active HIGH, level-sensitive asynchronous signal. Setup and hold times, t<sub>27</sub> and t<sub>28</sub>, relative to the CLK2 signal must be met to guarantee

recognition at a particular clock edge. To assure recognition of an INTR request, INTR should remain active until the first interrupt acknowledge bus cycle begins. INTR is sampled at the beginning of every instruction in the Intel386 SX Microprocessor's Execution Unit. In order to be recognized at a particular instruction boundary, INTR must be active at least eight CLK2 clock periods before the beginning of the instruction. If recognized, the Intel386 SX Microprocessor will begin execution of the interrupt.

## Non-Maskable Interrupt Request (NMI))

This input indicates a request for interrupt service which cannot be masked by software. The non-maskable interrupt request is always processed according to the pointer or gate in slot 2 of the interrupt table. Because of the fixed NMI slot assignment, no interrupt acknowledge cycles are performed when processing NMI.

NMI is an active HIGH, rising edge-sensitive asynchronous signal. Setup and hold times,  $t_{27}$  and  $t_{28}$ , relative to the CLK2 signal must be met to guarantee recognition at a particular clock edge. To assure recognition of NMI, it must be inactive for at least eight CLK2 periods, and then be active for at least eight CLK2 periods before the beginning of the instruction boundary in the Intel386 SX Microprocessor's Execution Unit.

Once NMI processing has begun, no additional NMI's are processed until after the next IRET instruction, which is typically the end of the NMI service routine. If NMI is re-asserted prior to that time, however, one rising edge on NMI will be remembered for processing after executing the next IRET instruction.

#### **Interrupt Latency**

The time that elapses before an interrupt request is serviced (interrupt latency) varies according to several factors. This delay must be taken into account by the interrupt source. Any of the following factors can affect interrupt latency:

- 1. If interrupts are masked, an INTR request will not be recognized until interrupts are reenabled.
- If an NMI is currently being serviced, an incoming NMI request will not be recognized until the Intel386 SX Microprocessor encounters the IRET instruction.
- An interrupt request is recognized only on an instruction boundary of the Intel386 SX Microprocessor's Execution Unit except for the following cases:
  - Repeat string instructions can be interrupted after each iteration.

- If the instruction loads the Stack Segment register, an interrupt is not processed until after the following instruction, which should be an ESP. This allows the entire stack pointer to be loaded without interruption.
- If an instruction sets the interrupt flag (enabling interrupts), an interrupt is not processed until after the next instruction.

The longest latency occurs when the interrupt request arrives while the Intel386 SX Microprocessor is executing a long instruction such as multiplication, division, or a task-switch in the protected mode.

- 4. Saving the Flags register and CS:EIP registers.
- If interrupt service routine requires a task switch, time must be allowed for the task switch.
- If the interrupt service routine saves registers that are not automatically saved by the Intel386 SX Microprocessor.

#### RESET

This input signal suspends any operation in progress and places the Intel386 SX Microprocessor in a known reset state. The Intel386 SX Microprocessor is reset by asserting RESET for 15 or more CLK2 periods (80 or more CLK2 periods before requesting self-test). When RESET is active, all other input pins, except FLT#, are ignored, and all other bus pins are driven to an idle bus state as shown in Table 5.5. If RESET and HOLD are both active at a point in time, RESET takes priority even if the Intel386 SX Microprocessor was in a Hold Acknowledge state prior to RESET active.

RESET is an active HIGH, level-sensitive synchronous signal. Setup and hold times, t<sub>25</sub> and t<sub>26</sub>, must be met in order to assure proper operation of the Intel386 SX Microprocessor.

Table 5.5. Pin State (Bus Idle) During Reset

Pin Name	Signal Level During Reset
	and factors. This dalay must pe
D <sub>15</sub> -D <sub>0</sub>	Float
BHE#, BLE#	o Wateriam laterial o
	(I interrupts are masked, at IN
W/R#	solunatri limu besingones ed
D/C#	ter NMI le currently beingteet
	enged for live temper tMM
LOCK#	na posesoproproiM XX assigni
HLDA	O Molausani.

#### 5.2 Bus Transfer Mechanism

All data transfers occur as a result of one or more bus cycles. Logical data operands of byte and word lengths may be transferred without restrictions on physical address alignment. Any byte boundary may be used, although two physical bus cycles are performed as required for unaligned operand transfers.

The Intel386 SX Microprocessor address signals are designed to simplify external system hardware. Higher-order address bits are provided by  $A_{23}$ - $A_{1}$ . BHE# and BLE# provide linear selects for the two bytes of the 16-bit data bus.

Byte Enable outputs BHE# and BLE# are asserted when their associated data bus bytes are involved with the present bus cycle, as listed in Table 5.6.

Table 5.6. Byte Enables and Associated Data and Operand Bytes

Byte Enable Signal	Asso	ciated Data Bus Signals
BLE# BHE#	The second second	(byte 0 — least significant) (byte 1 — most significant)

Each bus cycle is composed of at least two bus states. Each bus state requires one processor clock period. Additional bus states added to a single bus cycle are called wait states. See section **5.4 Bus Functional Description**.

## 5.3 Memory and I/O Spaces

Bus cycles may access physical memory space or I/O space. Peripheral devices in the system may either be memory-mapped, or I/O-mapped, or both. As shown in Figure 5.3, physical memory addresses range from 000000H to 0FFFFH (16 megabytes) and I/O addresses from 000000H to 00FFFH (64 kilobytes). Note the I/O addresses used by the automatic I/O cycles for coprocessor communication are 8000F8H to 8000FFH, beyond the address range of programmed I/O, to allow easy generation of a coprocessor chip select signal using the A<sub>23</sub> and M/IO# signals.

## 5.4 Bus Functional Description

The Intel386 SX Microprocessor has separate, parallel buses for data and address. The data bus is 16-bits in width, and bidirectional. The address bus provides a 24-bit value using 23 signals for the 23 upper-order address bits and 2 Byte Enable signals to directly indicate the active bytes. These buses are interpreted and controlled by several definition signals

The definition of each bus cycle is given by three signals: M/IO#, W/R# and D/C#. At the same time, a valid address is present on the byte enable signals, BHE# and BLE#, and the other address signals A<sub>23</sub>-A<sub>1</sub>. A status signal, ADS#, indicates






Figure 5.3. Physical Memory and I/O Spaces




Figure 5.4. Fastest Read Cycles with Non-pipelined Address Timing



when the Intel386 SX Microprocessor issues a new bus cycle definition and address.

Collectively, the address bus, data bus and all associated control signals are referred to simply as 'the bus'. When active, the bus performs one of the bus cycles below:

- 1. Read from memory space
- 2. Locked read from memory space
- 3. Write to memory space
- 4. Locked write to memory space
- 5. Read from I/O space (or coprocessor)
- 6. Write to I/O space (or coprocessor)
- 7. Interrupt acknowledge (always locked)
- 8. Indicate halt, or indicate shutdown

Table 5.2 shows the encoding of the bus cycle definition signals for each bus cycle. See **Bus Cycle Definition Signals** for additional information. When the Intel386 SX Microprocessor bus is not performing one of the activities listed above, it is either Idle or in the Hold Acknowledge state, which may be detected externally. The idle state can be identified by the Intel386 SX Microprocessor giving no further assertions on its address strobe output (ADS#) since the beginning of its most recent bus cycle, and the most recent bus cycle having been terminated. The hold acknowledge state is identified by the Intel386 SX Microprocessor asserting its hold acknowledge (HLDA) output.

The shortest time unit of bus activity is a bus state. A bus state is one processor clock period (two CLK2 periods) in duration. A complete data transfer occurs during a bus cycle, composed of two or more bus states.

The fastest Intel386 SX Microprocessor bus cycle requires only two bus states. For example, three consecutive bus read cycles, each consisting of two bus states, are shown by Figure 5.4. The bus states in each cycle are named T1 and T2. Any memory or 1/O address may be accessed by such a two-state bus cycle, if the external hardware is fast enough.




Figure 5.5. Fastest Read Cycles with Pipelined Address Timing



Every bus cycle continues until it is acknowledged by the external system hardware, using the Intel386 SX Microprocessor READY# input. Acknowledging the bus cycle at the end of the first T2 results in the shortest bus cycle, requiring only T1 and T2. If READY# is not immediately asserted however, T2 states are repeated indefinitely until the READY# input is sampled active.

The address pipelining option provides a choice of bus cycle timings. Pipelined or non-pipelined address timing is selectable on a cycle-by-cycle basis with the Next Address (NA#) input.

When address pipelining is selected the address (BHE#, BLE# and  $A_{23}$ - $A_{1}$ ) and definition (W/R#, D/C#, M/IO# and LOCK#) of the next cycle are available before the end of the current cycle. To signal their availability, the Intel386 SX Microprocessor

address status output (ADS#) is asserted. Figure 5.5 illustrates the fastest read cycles with pipelined address timing.

Note from Figure 5.5 the fastest bus cycles using pipelined address require only two bus states, named T1P and T2P. Therefore cycles with pipelined address timing allow the same data bandwidth as non-pipelined cycles, but address-to-data access time is increased by one T-state time compared to that of a non-pipelined cycle.

## **READ AND WRITE CYCLES**

Data transfers occur as a result of bus cycles, classified as read or write cycles. During read cycles, data is transferred from an external device to the processor. During write cycles, data is transferred from the processor to an external device.




Figure 5.6. Various Bus Cycles with Non-Pipelined Address (zero wait states)



Two choices of address timing are dynamically selectable: non-pipelined or pipelined. After an idle bus state, the processor always uses non-pipelined address timing. However the NA# (Next Address) input may be asserted to select pipelined address timing for the next bus cycle. When pipelining is selected and the Intel386 SX Microprocessor has a bus request pending internally, the address and definition of the next cycle is made available even before the current bus cycle is acknowledged by READY#.

Terminating a read or write cycle, like any bus cycle, requires acknowledging the cycle by asserting the READY# input. Until acknowledged, the processor inserts wait states into the bus cycle, to allow adjustment for the speed of any external device. External hardware, which has decoded the address and bus cycle type, asserts the READY# input at the appropriate time.

At the end of the second bus state within the bus cycle, READY# is sampled. At that time, if external hardware acknowledges the bus cycle by asserting READY#, the bus cycle terminates as shown in Figure 5.6. If READY# is negated as in Figure 5.7, the Intel386 SX Microprocessor executes another bus state (a wait state) and READY# is sampled again at the end of that state. This continues indefinitely until the cycle is acknowledged by READY# asserted.

When the current cycle is acknowledged, the Intel386 SX Microprocessor terminates it. When a read cycle is acknowledged, the Intel386 SX Microprocessor latches the information present at its data pins. When a write cycle is acknowledged, the Intel386 SX CPU's write data remains valid throughout phase one of the next bus state, to provide write data hold time.




Figure 5.7. Various Bus Cycles with Non-Pipelined Address (various number of wait states)



### **Non-Pipelined Address**

Any bus cycle may be performed with non-pipelined address timing. For example, Figure 5.6 shows a mixture of read and write cycles with non-pipelined address timing. Figure 5.6 shows that the fastest possible cycles with non-pipelined address have two bus states per bus cycle. The states are named T1 and T2. In phase one of T1, the address signals and bus cycle definition signals are driven valid and, to signal their availability, address strobe (ADS#) is simultaneously asserted.

During read or write cycles, the data bus behaves as follows. If the cycle is a read, the Intel386 SX Microprocessor floats its data signals to allow driving by the external device being addressed. The Intel386 SX Microprocessor requires that all data bus pins be at a valid logic state (HIGH or LOW) at the end of each read cycle, when READY# is asserted. The system MUST be designed to meet this requirement. If the cycle is a write, data signals are driven by the Intel386 SX Microprocessor beginning in phase two of T1 until phase one of the bus state following cycle acknowledgment.

Figure 5.7 illustrates non-pipelined bus cycles with one wait state added to Cycles 2 and 3. READY# is sampled inactive at the end of the first T2 in Cycles 2 and 3. Therefore Cycles 2 and 3 have T2 repeated again. At the end of the second T2, READY# is sampled active.

When address pipelining is not used, the address and bus cycle definition remain valid during all wait states. When wait states are added and it is desirable to maintain non-pipelined address timing, it is necessary to negate NA# during each T2 state except the last one, as shown in Figure 5.7 Cycles 2 and 3. If NA# is sampled active during a T2 other than the last one, the next state would be T2I or T2P instead of another T2.

When address pipelining is not used, the bus states and transitions are completely illustrated by Figure 5.8. The bus transitions between four possible states, T1, T2,  $T_i$ , and  $T_h$ . Bus cycles consist of T1 and T2, with T2 being repeated for wait states. Otherwise the bus may be idle,  $T_i$ , or in the hold acknowledge state  $T_h$ .




Figure 5.8. Bus States (not using pipelined address)



Bus cycles always begin with T1. T1 always leads to T2. If a bus cycle is not acknowledged during T2 and NA# is inactive, T2 is repeated. When a cycle is acknowledged during T2, the following state will be T1 of the next bus cycle if a bus request is pending internally, or T<sub>1</sub> if there is no bus request pending, or T<sub>n</sub> if the HOLD input is being asserted.


Use of pipelined address allows the Intel386 SX Microprocessor to enter three additional bus states not shown in Figure 5.8. Figure 5.12 is the complete bus state diagram, including pipelined address cycles.

## **Pipelined Address**

Address pipelining is the option of requesting the address and the bus cycle definition of the next in-

ternally pending bus cycle before the current bus cycle is acknowledged with READY# asserted. ADS# is asserted by the Intel386 SX Microprocessor when the next address is issued. The address pipelining option is controlled on a cycle-by-cycle basis with the NA# input signal.

Once a bus cycle is in progress and the current address has been valid for at least one entire bus state, the NA# input is sampled at the end of every phase one until the bus cycle is acknowledged. During non-pipelined bus cycles NA# is sampled at the end of phase one in every T2. An example is Cycle 2 in Figure 5.9, during which NA# is sampled at the end of phase one of every T2 (it was asserted once during the first T2 and has no further effect during that bus cycle).



Following any idle bus state (Ti), addresses are non-pipelined. Within non-pipelined bus cycles, NA# is only sampled during wait states. Therefore, to begin address pipelining during a group of non-pipelined bus cycles requires a non-pipelined cycle with at least one wait state (Cycle 2 above).


Figure 5.9. Transitioning to Pipelined Address During Burst of Bus Cycles



If NA# is sampled active, the Intel386 SX Microprocessor is free to drive the address and bus cycle definition of the next bus cycle, and assert ADS#, as soon as it has a bus request internally pending. It may drive the next address as early as the next bus state, whether the current bus cycle is acknowledged at that time or not.

Regarding the details of address pipelining, the Intel386 SX Microprocessor has the following characteristics:

- 1. The next address may appear as early as the bus state after NA# was sampled active (see Figures 5.9 or 5.10). In that case, state T2P is entered immediately. However, when there is not an internal bus request already pending, the next address will not be available immediately after NA# is asserted and T2I is entered instead of T2P (see Fig-
- ure 5.11 Cycle 3). Provided the current bus cycle isn't yet acknowledged by READY# asserted, T2P will be entered as soon as the Intel386 SX Microprocessor does drive the next address. External hardware should therefore observe the ADS# output as confirmation the next address is actually being driven on the bus.
- Any address which is validated by a pulse on the ADS# output will remain stable on the address pins for at least two processor clock periods. The Intel386 SX Microprocessor cannot produce a new address more frequently than every two processor clock periods (see Figures 5.9, 5.10, and 5.11).
- Only the address and bus cycle definition of the very next bus cycle is available. The pipelining capability cannot look further than one bus cycle ahead (see Figure 5.11 Cycle 1).



Following any bus state (Ti) the address is always non-pipelined and NA# is only sampled during wait states. To start address pipelining after an idle state requires a non-pipelined cycle with at least one wait state (cycle 1 above) The pipelined cycles (2, 3, 4 above) are shown with various numbers of wait states.

Figure 5.10. Fastest Transition to Pipelined Address Following Idle Bus State

5.12. Note it is a superset of the diagram for nonpipelined address only, and the three additional bus states for pipelined address are drawn in bold. non-pipelined address it is T1 and T2). T1P is the first bus state of a pipelined cycle.




Figure 5.11. Details of Address Pipelining During Cycles with Wait States






Figure 5.12. Complete Bus States (including pipelined address)



## **Initiating and Maintaining Pipelined Address**

Using the state diagram Figure 5.12, observe the transitions from an idle state,  $T_i$ , to the beginning of a pipelined bus cycle T1P. From an idle state,  $T_i$ , the first bus cycle must begin with T1, and is therefore a non-pipelined bus cycle. The next bus cycle will be pipelined, however, provided NA# is asserted and the first bus cycle ends in a T2P state (the address for the next bus cycle is driven during T2P). The fastest path from an idle state to a bus cycle with pipelined address is shown in bold below:

T<sub>i</sub>, T<sub>i</sub>, T<sub>i</sub>, T1 - T2 - T2P, T1P - T2P, idle non-pipelined pipelined states cycle cycle

T1-T2-T2P are the states of the bus cycle that establish address pipelining for the next bus cycle, which begins with T1P. The same is true after a bus hold state, shown below:

T<sub>h</sub>, T<sub>h</sub>, T<sub>h</sub>, T1 - T2 - T2P, T1P - T2P, hold acknowledge non-pipelined pipelined states cycle cycle

The transition to pipelined address is shown functionally by Figure 5.10 Cycle 1. Note that Cycle 1 is used to transition into pipelined address timing for the subsequent Cycles 2, 3 and 4, which are pipelined. The NA# input is asserted at the appropriate time to select address pipelining for Cycles 2, 3 and 4.

Once a bus cycle is in progress and the current address has been valid for one entire bus state, the NA# input is sampled at the end of every phase one until the bus cycle is acknowledged. Sampling begins in T2 during Cycle 1 in Figure 5.10. Once NA# is sampled active during the current cycle, the Intel386 SX Microprocessor is free to drive a new address and bus cycle definition on the bus as early as the next bus state. In Figure 5.10 Cycle 1 for example, the next address is driven during state T2P. Thus Cycle 1 makes the transition to pipelined address timing, since it begins with T1 but ends with T2P. Because the address for Cycle 2 is available before Cycle 2 begins, Cycle 2 is called a pipelined

bus cycle, and it begins with T1P. Cycle 2 begins as soon as READY# asserted terminates Cycle 1.

Examples of transition bus cycles are Figure 5.10 Cycle 1 and Figure 5.9 Cycle 2. Figure 5.10 shows transition during the very first cycle after an idle bus state, which is the fastest possible transition into address pipelining. Figure 5.9 Cycle 2 shows a transition cycle occurring during a burst of bus cycles. In any case, a transition cycle is the same whenever it occurs: it consists at least of T1, T2 (NA# is asserted at that time), and T2P (provided the Intel386 SX Microprocessor has an internal bus request already pending, which it almost always has). T2P states are repeated if wait states are added to the cycle.

Note that only three states (T1, T2 and T2P) are required in a bus cycle performing a **transition** from non-pipelined address into pipelined address timing, for example Figure 5.10 Cycle 1. Figure 5.10 Cycles 2, 3 and 4 show that address pipelining can be maintained with two-state bus cycles consisting only of T1P and T2P.

Once a pipelined bus cycle is in progress, pipelined timing is maintained for the next cycle by asserting NA# and detecting that the Intel386 SX Microprocessor enters T2P during the current bus cycle. The current bus cycle must end in state T2P for pipelining to be maintained in the next cycle. T2P is identified by the assertion of ADS#. Figures 5.9 and 5.10 however, each show pipelining ending after Cycle 4 because Cycle 4 ends in T2I. This indicates the Intel386 SX Microprocessor didn't have an internal bus request prior to the acknowledgement of Cycle 4. If a cycle ends with a T2 or T2I, the next cycle will not be pipelined.

Realistically, address pipelining is almost always maintained as long as NA# is sampled asserted. This is so because in the absence of any other request, a code prefetch request is always internally pending until the instruction decoder and code prefetch queue are completely full. Therefore, address pipelining is maintained for long bursts of bus cycles, if the bus is available (i.e., HOLD inactive) and NA# is sampled active in each of the bus cycles.



## INTERRUPT ACKNOWLEDGE (INTA) CYCLES

In response to an interrupt request on the INTR input when interrupts are enabled, the Intel386 SX Microprocessor performs two interrupt acknowledge cycles. These bus cycles are similar to read cycles in that bus definition signals define the type of bus activity taking place, and each cycle continues until acknowledged by READY# sampled active.

The state of  $A_2$  distinguishes the first and second interrupt acknowledge cycles. The byte address driven during the first interrupt acknowledge cycle is 4 ( $A_{23}$ - $A_3$ ,  $A_1$ , BLE# LOW,  $A_2$  and BHE# HIGH). The byte address driven during the second interrupt acknowledge cycle is 0 ( $A_{23}$ - $A_1$ , BLE# LOW, and BHE# HIGH).

The LOCK# output is asserted from the beginning of the first interrupt acknowledge cycle until the end of the second interrupt acknowledge cycle. Four idle bus states, T<sub>i</sub>, are inserted by the Intel386 SX Microprocessor between the two interrupt acknowledge cycles for compatibility with spec TRHRL of the 8259A Interrupt Controller.

During both interrupt acknowledge cycles,  $D_{15}-D_0$  float. No data is read at the end of the first interrupt acknowledge cycle. At the end of the second interrupt acknowledge cycle, the Intel386 SX Microprocessor will read an external interrupt vector from  $D_{7}-D_0$  of the data bus. The vector indicates the specific interrupt number (from 0–255) requiring service.




Figure 5.13. Interrupt Acknowledge Cycles

The execution unit halts as a result of executing a HLT instruction. Signaling its entrance into the halt state, a halt indication cycle is performed. The halt indication cycle is identified by the state of the bus

indication cycle must be acknowledged by READY# asserted. A halted Intel386 SX Microprocessor resumes execution when INTR (if interrupts are enabled), NMI or RESET is asserted.




Figure 5.14. Example Halt Indication Cycle from Non-Pipelined Cycle



## SHUTDOWN INDICATION CYCLE

The Intel386 SX Microprocessor shuts down as a result of a protection fault while attempting to process a double fault. Signaling its entrance into the shutdown state, a shutdown indication cycle is performed. The shutdown indication cycle is identified by the state of the bus definition signals shown in **Bus Cycle Definition Signals** and an address of 0. The shutdown indication cycle must be acknowledged by READY# asserted. A shutdown Intel386 SX Microprocessor resumes execution when NMI or RESET is asserted.

## ENTERING AND EXITING HOLD ACKNOWLEDGE

The bus hold acknowledge state,  $T_h$ , is entered in response to the HOLD input being asserted. In the bus hold acknowledge state, the Intel386 SX Microprocessor floats all outputs or bidirectional signals, except for HLDA. HLDA is asserted as long as the Intel386 SX Microprocessor remains in the bus hold acknowledge state. In the bus hold acknowledge state, all inputs except HOLD, FLT# and RESET are ignored.




Figure 5.15. Example Shutdown Indication Cycle from Non-Pipelined Cycle



Th may be entered from a bus idle state as in Figure 5.16 or after the acknowledgement of the current physical bus cycle if the LOCK# signal is not asserted, as in Figures 5.17 and 5.18.


Th is exited in response to the HOLD input being negated. The following state will be Ti as in Figure 5.16 if no bus request is pending. The following bus state will be T1 if a bus request is internally pending, as in Figures 5.17 and 5.18. Th is exited in response to RESET being asserted.

If a rising edge occurs on the edge-triggered NMI input while in Th, the event is remembered as a nonmaskable interrupt 2 and is serviced when Th is exited unless the Intel386 SX Microprocessor is reset before Th is exited.

### RESET DURING HOLD ACKNOWLEDGE

RESET being asserted takes priority over HOLD being asserted. If RESET is asserted while HOLD remains asserted, the Intel386 SX Microprocessor drives its pins to defined states during reset, as in Table 5.5 Pin State During Reset, and performs internal reset activity as usual.

If HOLD remains asserted when RESET is inactive, the Intel386 SX Microprocessor enters the hold acknowledge state before performing its first bus cycle, provided HOLD is still asserted when the Intel386 SX Microprocessor would otherwise perform its first bus cycle.



For maximum design flexibility the Intel386TM SX CPU has no internal pullup resistors on its outputs. Your design may require an external pullup on ADS# and other outputs to keep them negated during float periods.

Figure 5.16. Requesting Hold from Idle Bus



#### FLOAT

Activating the FLT# input floats all Intel386 SX bidirectional and output signals, including HLDA. Asserting FLT# isolates the Intel386 SX from the surrounding circuitry.

As the Intel386 SX is packaged in a surface mount PQFP, it cannot be removed from the motherboard when In-Circuit Emulation (ICE) is needed. The FLT# input allows the Intel386 SX to be electrically isolated from the surrounding circuitry. This allows connection of an emulator to the Intel386 SX PQFP without removing it from the PCB. This method of emulation is referred to as ON-Circuit Emulation (ONCE).

#### **ENTERING AND EXITING FLOAT**

FLT# is an asynchronous, active-low input. It is recognized on the rising edge of CLK2. When recognized, it aborts the current bus cycle and floats the outputs of the Intel386 SX (Figure 5.20). FLT# must be held low for a minimum of 16 CLK2 cycles. Reset should be asserted and held asserted until after FLT# is deasserted. This will ensure that the Intel386 SX will exit float in a valid state.

Asserting the FLT# input unconditionally aborts the current bus cycle and forces the Intel386 SX into the FLOAT mode. Since activating FLT# unconditionally forces the Intel386 SX into FLOAT mode, the Intel386 SX is not guaranteed to enter FLOAT in a valid state. After deactivating FLT#, the Intel386 SX is not guaranteed to exit FLOAT mode in a valid state. This is not a problem as the FLT# pin is meant to be used only during ONCE. After exiting FLOAT, the Intel386 SX must be reset to return it to a valid state. Reset should be asserted before FLT# is deasserted. This will ensure that the Intel386 SX will exit float in a valid state.

FLT# has an internal pull-up resistor, and if it is not used it should be unconnected.

## BUS ACTIVITY DURING AND FOLLOWING RESET

RESET is the highest priority input signal, capable of interrupting any processor activity when it is asserted. A bus cycle in progress can be aborted at any stage, or idle states or bus hold acknowledge states discontinued so that the reset state is established.




Figure 5.17. Requesting Hold from Active Bus (NA# inactive)

ments are met. This waveform is useful for determining Hold Acknowledge latency.

periods to ensure it is recognized throughout the Intel386 SX Microprocessor, and at least 80 CLK2 periods if self-test is going to be requested at the falling edge. RESET asserted pulses less than 15 CLK2 periods may not be recognized. RESET pulses less than 80 CLK2 periods followed by a self-test may cause the self-test to report a failure when no true failure exists.

Provided the RESET falling edge meets setup and hold times t<sub>25</sub> and t<sub>26</sub>, the internal processor clock phase is defined at that time as illustrated by Figure 5.19 and Figure 7.7.

goes inactive by having the BUSY # input at a LOW level as shown in Figure 5.19. The self-test requires approximately (2<sup>20</sup> + 60) CLK2 periods to complete. The self-test duration is not affected by the test results. Even if the self-test indicates a problem, the Intel386 SX Microprocessor attempts to proceed with the reset sequence afterwards.

After the RESET falling edge (and after the self-test if it was requested) the Intel386 SX Microprocessor performs an internal initialization sequence for approximately 350 to 450 CLK2 periods.





Figure 5.18. Requesting Hold from Idle Bus (NA# active)

ments are met. This waveform is useful for determining Hold Acknowledge latency.





#### NOTES:

- 1. BUSY# should be held stable for 8 CLK2 periods before and after the CLK2 period in which RESET falling edge occurs.
- 2. If self-test is requested the outputs remain in their reset state as shown here.

Figure 5.19. Bus Activity from Reset Until First Code Fetch




Figure 5.20. Entering and Exiting, FLT#



## 5.5 Self-test Signature

Upon completion of self-test (if self-test was requested by driving BUSY # LOW at the falling edge of RESET) the EAX register will contain a signature of 00000000H indicating the Intel386 SX Microprocessor passed its self-test of microcode and major PLA contents with no problems detected. The passing signature in EAX, 00000000H, applies to all revision levels. Any non-zero signature indicates the unit is faulty.

## 5.6 Component and Revision Identifiers

To assist users, the Intel386 SX Microprocessor after reset holds a component identifier and revision identifier in its DX register. The upper 8 bits of DX hold 23H as identification of the Intel386 SX Microprocessor (the lower nibble, 03H, refers to the Intel386 DX Architecture. The upper nibble, 02H, refers to the second member of the Intel386 DX Family). The lower 8 bits of DX hold an 8-bit unsigned binary number related to the component revision level. The revision identifier will, in general, chronologically track those component steppings which are intended to have certain improvements or distinction from previous steppings. The Intel386 SX Microprocessor revision identifier will track that of the Intel386 DX CPU where possible.

The revision identifier is intended to assist users to a practical extent. However, the revision identifier value is not guaranteed to change with every stepping revision, or to follow a completely uniform numerical sequence, depending on the type or intention of revision, or manufacturing materials required to be changed. Intel has sole discretion over these characteristics of the component.

Table 5.7. Component and Revision Identifier History

Stepping	Revision Identifier	
A0	04H	
В	05H	
C	08H	
D	08H	
E	08H	

## 5.7 Coprocessor Interfacing

The Intel386 SX Microprocessor provides an automatic interface for the Intel Intel387 SX numeric floating-point coprocessor. The Intel387 SX coprocessor uses an I/O mapped interface driven automatically by the Intel386 SX Microprocessor and assisted by three dedicated signals: BUSY#, ERROR# and PEREQ.

As the Intel386 SX Microprocessor begins supporting a coprocessor instruction, it tests the BUSY# and ERROR# signals to determine if the coproces-

sor can accept its next instruction. Thus, the BUSY# and ERROR# inputs eliminate the need for any 'preamble' bus cycles for communication between processor and coprocessor. The Intel387 SX can be given its command opcode immediately. The dedicated signals provide instruction synchronization, and eliminate the need of using the WAIT opcode (9BH) for Intel387 SX instruction synchronization (the WAIT opcode was required when the 8086 or 8088 was used with the 8087 coprocessor).

Custom coprocessors can be included in Intel386 SX Microprocessor based systems by memorymapped or I/O-mapped interfaces. Such coprocessor interfaces allow a completely custom protocol, and are not limited to a set of coprocessor protocol 'primitives'. Instead, memory-mapped or I/Omapped interfaces may use all applicable instructions for high-speed coprocessor communication. The BUSY# and ERROR# inputs of the Intel386 SX Microprocessor may also be used for the custom coprocessor interface, if such hardware assist is desired. These signals can be tested by the WAIT opcode (9BH). The WAIT instruction will wait until the BUSY# input is inactive (interruptable by an NMI or enabled INTR input), but generates an exception 16 fault if the ERROR# pin is active when the BUSY# goes (or is) inactive. If the custom coprocessor interface is memory-mapped, protection of the addresses used for the interface can be provided with the Intel386 SX CPU's on-chip paging or segmentation mechanisms. If the custom interface is I/O-mapped, protection of the interface can be provided with the IOPL (I/O Privilege Level) mechanism.

The Intel387 SX numeric coprocessor interface is I/O mapped as shown in Table 5.8. Note that the Intel387 SX coprocessor interface addresses are beyond the 0H-0FFFH range for programmed I/O. When the Intel386 SX Microprocessor supports the Intel387 SX coprocessor, the Intel386 SX Microprocessor automatically generates bus cycles to the coprocessor interface addresses.

**Table 5.8. Numeric Coprocessor Port Addresses** 

Address in Intel386 SX	Intel387 SX
CPU I/O Space	Coprocessor Register
8000F8H	Opcode Register
8000FCH/8000FEH*	Operand Register

\*Generated as 2nd bus cycle during Dword transfer.

To correctly map the Intel387 SX registers to the appropriate I/O addresses, connect the CMD0 and CMD1 lines of the Intel387 SX as listed in Table 5.9.

Table 5.9. Connections for CMD0 and CMD1 Inputs for the Intel387 SX

Signal	Connection
CMD0	Connect directly to Intel386 SX CPU A2 signal
CMD1	Connect to ground.



### **Software Testing for Coprocessor Presence**

When software is used to test for coprocessor (Intel387 SX) presence, it should use only the following coprocessor opcodes: FINIT, FNINIT, FSTCW mem, FSTSW mem and FSTSW AX. To use other coprocessor opcodes when a coprocessor is known to be not present, first set EM = 1 in the Intel386 SX CPU's CR0 register.

# 6.0 PACKAGE THERMAL SPECIFICATIONS

The Intel386 SX Microprocessor is specified for operation when case temperature ( $T_{\rm c}$ ) is within the range of 0°C-100°C. The case temperature may be measured in any environment, to determine whether the Intel386 SX Microprocessor is within specified operating range. The case temperature should be measured at the center of the top surface opposite the pins.

The ambient temperature  $(T_a)$  is related to  $T_c$  and the thermal conductivity parameters  $\theta_{ja}$  and  $\theta_{jc}$  from the following equations (eqn. 3 is derived by eliminating the junction temperature  $(T_j)$  between eqns. 1 and 2):

1) 
$$T_j = T_c + P^*\theta_{jc}$$

2) 
$$T_a = T_j - P^*\theta_{ja}$$

3) 
$$T_c = T_a + P^*[\theta_{ja} - \theta_{jc}]$$

Values for  $\theta_{ja}$  and  $\theta_{jc}$  are given in Table 6.1 for the 100 lead fine pitch.  $\theta_{ja}$  is given at various airflows. The power (P) dissipated by the chip as heat is Vcc\*lcc. A guaranteed maximum safe  $T_a$  can be calculated from eqn. 3 by using the maximum safe  $T_c$  of 100°C, along with the maximum power drawn by the chip in the given design, and  $\theta_{jc}$  and  $\theta_{ja}$  values from Table 6.1. (The  $\theta_{ja}$  value depends on the airflow, measured at the top of the chip, provided by the system ventilation.)

## 7.0 ELECTRICAL SPECIFICATIONS

The following sections describe recommended electrical connections for the Intel386 SX Microprocessor, and its electrical specifications.

## 7.1 Power and Grounding

The Intel386 SX Microprocessor is implemented in CHMOS IV technology and has modest power requirements. However, its high clock frequency and 47 output buffers (address, data, control, and HLDA) can cause power surges as multiple output buffers drive new signal levels simultaneously. For clean on-chip power distribution at high frequency, 14 Vcc and 18 Vss pins separately feed functional units of the Intel386 SX Microprocessor.

Power and ground connections must be made to all external Vcc and Vss pins of the Intel386 SX Microprocessor. On the circuit board, all Vcc pins should be connected on a Vcc plane and all Vss pins should be connected on a GND plane.

### POWER DECOUPLING RECOMMENDATIONS

Liberal decoupling capacitors should be placed near the Intel386 SX Microprocessor. The Intel386 SX Microprocessor driving its 24-bit address bus and 16-bit data bus at high frequencies can cause transient power surges, particularly when driving large capacitive loads. Low inductance capacitors and interconnects are recommended for best high frequency electrical performance. Inductance can be reduced by shortening circuit board traces between the Intel386 SX Microprocessor and decoupling capacitors as much as possible.

Table 6.1. Thermal Resistances (°C/Watt)  $\theta_{ic}$  and  $\theta_{ia}$ .

		$\theta_{ja}$ versus Airflow - ft/min (m/sec)				/sec)	
Package	$\theta_{jc}$	0 (0)	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)	1000 (5.07)
100 Lead Fine Pitch	7.5	34.5	29.5	25.5	22.5	21.5	21

Pin	Signal	Pull-up Value	Purpose a marriage manty
16 olk)	ADS#	20 KΩ ±10%	Lightly pull ADS# inactive during Intel386™ SX CPU hold acknowledge states
26	LOCK#	20 KΩ ±10%	Lightly pull LOCK# inactive during Intel386™ SX CPU hold acknowledge states

### RESISTOR RECOMMENDATIONS

The ERROR#, FLT# and BUSY# inputs have internal pull-up resistors of approximately 20  $\mathrm{K}\Omega$  and the PEREQ input has an internal pull-down resistor of approximately 20  $\mathrm{K}\Omega$  built into the Intel386 SX Microprocessor to keep these signals inactive when the Intel387 SX is not present in the system (or temporarily removed from its socket).

In typical designs, the external pull-up resistors shown in Table 7.1 are recommended. However, a particular design may have reason to adjust the resistor values recommended here, or alter the use of pull-up resistors in other ways.

#### OTHER CONNECTION RECOMMENDATIONS

For reliable operation, always connect unused inputs to an appropriate signal level. N/C pins should always remain unconnected. Connection of N/C pins to Vcc or Vss will result in component malfunction or incompatibility with future steppings of the Intel386 SX Microprocessor.

Particularly when not using interrupts or bus hold (as when first prototyping), prevent any chance of spurious activity by connecting these associated inputs to GND:

40	INTR
38	NMI
4	HOLD

If not using address pipelining, connect pin 6, NA#, through a pull-up in the range of 20 K $\Omega$  to Vcc.

## 7.2 Maximum Ratings

**Table 7.2. Maximum Ratings** 

Parameter	Maximum Rating				
Storage temperature	-65 °C to 150 °C				
Case temperature under bias	-65 °C to 110 °C				
Supply voltage with respect	nedwar tuerdwe eu				
to Vss	5V to 6.5V				
Voltage on other pins	5V to (Vcc+.5)V				

Table 7.2 gives stress ratings only, and functional operation at the maximums is not guaranteed. Functional operating conditions are given in section 7.3, D.C. Specifications, and section 7.4, A.C. Specifications.

Extended exposure to the Maximum Ratings may affect device reliability. Furthermore, although the Intel386 SX Microprocessor contains protective circuitry to resist damage from static electric discharge, always take precautions to avoid high static voltages or electric fields.

Symbol	Parameter	Min	Max	Unit	Test Condition
VIL	Input LOW Voltage	-0.3	+0.8	V	MOT mauring The
VIH	Input HIGH Voltage	2.0	V <sub>CC</sub> +0.3	V	EPIH Jugal   HIV
VILC	CLK2 Input LOW Voltage	-0.3	+0.8	V	VILC   OLIVE INDE
VIHC	CLK2 Input HIGH Voltage	V <sub>CC</sub> -0.8	V <sub>CC</sub> +0.3	V	VINC   CLIP2 inpu
V <sub>OL</sub>	Output LOW Voltage $ \begin{array}{lllllllllllllllllllllllllllllllllll$	A23-A1,D E#,W/R#, IX#,ADS#	0.45 0.45	V V	Value = 101 Value = 101 On trovio 10A
Vон	$\begin{array}{llllllllllllllllllllllllllllllllllll$	2.4 V <sub>CC</sub> -0.5 2.4 V <sub>CC</sub> -0.5	HB D/C HB D/C	V V V	.0-= (40)
lu soy	Input Leakage Current (for all pins except PEREQ, BUSY#, FLT# and ERROR#)	LA , MYBU	±15	μΑ	0V≤V <sub>IN</sub> ≤V <sub>CC</sub>
IIH STOM	Input Leakage Current (PEREQ pin)		200	μΑ	V <sub>IH</sub> = 2.4V, Note 1
fil eloid	Input Leakage Current (BUSY#, ERROR# and FLT# pins)	(aniq %	-400	μΑ	V <sub>IL</sub> =0.45V, Note 2
ILO	Output Leakage Current		±15	μΑ	0.45V≤V <sub>OUT</sub> ≤V <sub>CC</sub>
Am de	Supply Current CLK2=32 MHz: with 16 MHz Intel386 SX CPU CLK2=40 MHz: with 20 MHz Intel386 SX CPU CLK2=50 MHz: with 25 MHz Intel386 SX CPU CLK2=66 MHz: with 33 MHz Intel386 SX CPU	2 888ietni : 2 888ietni : 3 888ietni :	220 250 280 380	mA mA mA	(See Note 3) I <sub>CC</sub> typ = 150 mA I <sub>CC</sub> typ = 180 mA I <sub>CC</sub> typ = 210 mA I <sub>CC</sub> typ = 290 mA
CIN	Input Capacitance	2 866isint :	10	pF	F <sub>C</sub> =1 MHz, Note 4
Cout	Output or I/O Capacitance		12	pF	F <sub>C</sub> = 1 MHz, Note 4
CCLK	CLK2 Capacitance		20	pF	F <sub>C</sub> = 1 MHz, Note 4

All values except I<sub>CC</sub> tested at the minimum operating frequency of the part (CLK2 = 8 MHz).

PEREQ input has an internal pull-down resistor.
 BUSY#, FLT# and ERROR# inputs each have an internal pull-up resistor.

3. I<sub>CC</sub> max measurement at worst case frequency, V<sub>CC</sub> and temperature, with 50 pF output load.

4. Not 100% tested.



Functional operating range:  $V_{CC} = 5V \pm 10\%$ ;  $T_{CASE} = 0^{\circ}C$  to  $100^{\circ}C$ 

## Table 7.4. Low Power (LP) Intel386™ SX Microprocessor D.C. Characteristics-33 MHz, 25 MHz, 20 MHz, 16 MHz, and 12 MHz

Symbol	Parameter	Min	Max	Unit	Test Condition
VIL	Input LOW Voltage	-0.3	+0.8	V	Vo. Inour COV
VIH	Input HIGH Voltage	2.0	V <sub>CC</sub> +0.3	٧	Vu Input HIGH
VILC	CLK2 Input LOW Voltage	-0.3	+0.8	V	Van CURT Inci
VIHC	CLK2 Input HIGH Voltage	V <sub>CC</sub> -0.8	V <sub>CC</sub> +0.3	V	Vrac CUIC Inor
V <sub>OL</sub>	Output LOW Voltage  I <sub>OL</sub> = 4 mA: A <sub>23</sub> -A <sub>1</sub> ,D <sub>15</sub> -D <sub>0</sub> I <sub>OL</sub> = 5 mA: BHE#,BLE#,W/R#,D/C#,  M/IO#,LOCK#,ADS#,HLDA	A <sub>23</sub> -A <sub>1</sub> ,D 8#,W/R#, IX#,ADS#	0.45 0.45	V V	Vol. Outpin EC lot = 4 m/ lot = 5 m/
Vон	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	2.4 V <sub>CC</sub> -0.5 2.4 V <sub>CC</sub> -0.5	HB HB HB HB	>>>	MH JuqtuO HOV  1: — HOI  0. — HOI  0. — HOI  0. — HOI
ILI SON	Input Leakage Current (for all pins except PEREQ, BUSY#, FLT# and ERROR#)	USY #, FL	±15	μА	0V≤V <sub>IN</sub> ≤V <sub>CC</sub>
lih eteki	Input Leakage Current (PEREQ pin)		200	μΑ	V <sub>IH</sub> =2.4V, Note 1
(Note-1)	Input Leakage Current (BUSY#, ERROR# and FLT# pins)	(enin s	-400	μА	V <sub>IL</sub> =0.45V, Note 2
ILO	Output Leakage Current		±15	μΑ	0.45V≤V <sub>OUT</sub> ≤V <sub>CO</sub>
Am 08 Am 08 Am 08 Am 08 Am 08	Supply Current CLK2 = 4 MHz CLK2 = 24 MHz: with 12 MHz Intel386 SX CPU CLK2 = 32 MHz: with 16 MHz Intel386 SX CPU CLK2 = 40 MHz: with 20 MHz Intel386 SX CPU CLK2 = 50 MHz: with 25 MHz Intel386 SX CPU CLK2 = 66 MHz: with 33 MHz Intel386 SX CPU	2 882 onl 3 880 onl 3 880 onl 2 880 onl 2 880 onl	100 190 220 250 280 380	mA mA mA mA mA	(See Note 3) ICC typ = 50 mA ICC typ = 120 mA ICC typ = 150 mA ICC typ = 180 mA ICC typ = 210 mA ICC typ = 290 mA
CIN	Input Capacitance		10	pF	F <sub>C</sub> =1 MHz, Note 4
Cour	Output or I/O Capacitance		12	pF	F <sub>C</sub> =1 MHz, Note 4
CCLK	CLK2 Capacitance	en granarequ	20	pF	F <sub>C</sub> =1 MHz, Note 4

All values except I<sub>CC</sub> tested at the minimum operating frequency of the part (CLK2 = 4 MHz).

## NOTES:

- PEREQ input has an internal pull-down resistor.
   BUSY#, FLT# and ERROR# inputs each have an internal pull-up resistor.
- 3.  $I_{\rm CC}$  max measurement at worst case frequency,  $\rm V_{\rm CC}$  and temperature, with 50 pF output load. 4. Not 100% tested.



## 7.4 A.C. Specifications

The A.C. specifications given in Tables 7.5 through 7.8 consist of output delays, input setup requirements and input hold requirements. All A.C. specifications are relative to the CLK2 rising edge crossing the 2.0V level.

A.C. spec measurement is defined by Figure 7.1. Inputs must be driven to the voltage levels indicated by Figure 7.1 when A.C. specifications are measured. Output delays are specified with minimum and maximum limits measured as shown. The minimum delay times are hold times provided to external circuitry. Input setup and hold times are specified

as minimums, defining the smallest acceptable sampling window. Within the sampling window, a synchronous input signal must be stable for correct operation.

Outputs ADS\*, W/R\*, D/C\*, M/IO\*, LOCK\*, BHE\*, BLE\*,  $A_{23}$ - $A_1$  and HLDA only change at the beginning of phase one.  $D_{15}$ - $D_0$  (write cycles) only change at the beginning of phase two. The READY\*, HOLD, BUSY\*, ERROR\*, PEREQ, FLT\* and  $D_{15}$ - $D_0$  (read cycles) inputs are sampled at the beginning of phase two.




Figure 7.1. Drive Levels and Measurement Points for A.C. Specifications



## A.C. SPECIFICATIONS

Functional operating range:  $V_{CC} = 5V \pm 10\%$ ;  $T_{CASE} = 0^{\circ}C$  to  $100^{\circ}C$ 

Table 7.5. Intel386™ SX Microprocessor A.C. Characteristics—33 MHz and 25 MHz

Symbol	Parameter	33 MHz Intel386 SX		25 MHz Intel386 SX		Unit	Figure	Notes VIII	
		Min	Max	Min	Max			si toomay meam name.	
PEREO,	Operating Frequency	4	33	4	25	MHz	agellov	Half CLK2 Frequency	
t <sub>1</sub>	CLK2 Period	15	125	20	125	ns	7.3	A Prigure 7.1 when A.C.	
t <sub>2a</sub>	CLK2 HIGH Time	6.25	lugyi W	7	nias en	ns	7.3	at 2V(3)	
t <sub>2b</sub>	CLK2 HIGH Time	4.0		4	sments althora	ns	7.3	at (V <sub>CC</sub> - 0.8)V <sup>(3)</sup> ; Note 3	
t <sub>3a</sub>	CLK2 LOW Time	6.25		7		ns	7.3	at 2V(3)	
t <sub>3b</sub>	CLK2 LOW Time	4.5		5		ns	7.3	at 0.8V(3)	
t <sub>4</sub>	CLK2 Fall Time		4		7	ns	7.3	(V <sub>CC</sub> - 0.8)V to 0.8V <sup>(3)</sup>	
t <sub>5</sub>	CLK2 Rise Time	political form	4		7	ns	7.3	0.8V to (V <sub>CC</sub> -0.8)V <sup>(3)</sup>	
t <sub>6</sub>	A <sub>23</sub> -A <sub>1</sub> Valid Delay	4	15	4	17	ns	7.5	$C_L = 50 \text{ pF}(4)$	
t <sub>7</sub>	A <sub>23</sub> -A <sub>1</sub> Float Delay	4	20	4	30	ns	7.6	(Note 1)	
t <sub>8</sub>	BHE#, BLE#, LOCK# Valid Delay	4	15	4	17	ns	7.5	$C_L = 50 \text{ pF}^{(4)}$	
t <sub>9</sub>	BHE#, BLE#, LOCK# Float Delay	4	20	4	30	ns	7.6	(Note 1)	
t <sub>10</sub>	W/R#, M/IO#, D/C#, ADS# Valid Delay	4	15	4	17	ns	7.5	$C_L = 50 \text{ pF}(4)$	
t <sub>11</sub>	W/R#, M/IO#, D/C#, ADS# Float Delay	4	20	4	30	ns	7.6	(Note 1)	
t <sub>12</sub>	D <sub>15</sub> -D <sub>0</sub> Write Data Valid Delay	7	23	7	23	ns	7.5	$C_L = 50 \text{ pF}(4, 5)$	
t <sub>12a</sub>	D <sub>15</sub> -D <sub>0</sub> Write Data Hold Time	2	a, = 701	2	X	ns		$C_L = 50 \text{ pF}(4)$	
t <sub>13</sub>	D <sub>15</sub> -D <sub>0</sub> Write Data Float Delay	4	17	4	22	ns	7.6	(Note 1)	
t <sub>14</sub>	HLDA Valid Delay	4	20	4	22	ns	7.6	$C_L = 75  pF(4)$	
t <sub>15</sub>	NA# Setup Time	vo 5		5		ns	7.4	## (\$10+00,0383x	
t <sub>16</sub>	NA# Hold Time	2		3		ns	7.4	ovana.	
t <sub>19</sub>	READY # Setup Time	7		9		ns	7.4	A - Maximum Output Dalay	
t <sub>20</sub>	READY# Hold Time	4		4		ns	7.4	2 — Minimum Input Setup Sp	
t <sub>21</sub>	D <sub>15</sub> -D <sub>0</sub> Read Data Setup Time	5 A tot s	nt Poles	7	namili in	ns	7.4	Figure 7.1.	
t <sub>22</sub>	D <sub>15</sub> -D <sub>0</sub> Read Data Hold Time	3		5		ns	7.4		



Functional operating range:  $V_{CC} = 5V \pm 10\%$ ;  $T_{CASE} = 0^{\circ}C$  to  $100^{\circ}C$ 

Table 7.5. Intel386TM SX Microprocessor A.C. Characteristics—33 MHz and 25 MHz (Continued)

Symbol	Parameter		33 MHz Intel386 SX		MHz 386 SX	Unit	Figure	Notes
	M Bridger Sinu X8-8	Min	Max	Min	Max	Memsu	9	
t <sub>23</sub>	HOLD Setup Time	9	KBM	9		ns	7.4	
t <sub>24</sub>	HOLD Hold Time	2	61	3		ns	7.4	075
t <sub>25</sub>	RESET Setup Time	5	08	8		ns	7.7	
t <sub>26</sub>	RESET Hold Time	2		3		ns	7.7	
t <sub>27</sub>	NMI, INTR Setup Time	5	es.	6		ns	7.4	(Note 2)
t <sub>28</sub>	NMI, INTR Hold Time	5		6		ns	7.4	(Note 2)
t <sub>29</sub>	PEREQ, ERROR#, BUSY#, FLT# Setup Time	5		6		ns	7.4	(Note 2)
t <sub>30</sub>	PEREQ, ERROR#, BUSY#, FLT# Hold Time	4	N. T.	5		ns	7.4	(Note 2)

#### NOTES:

- 1. Float condition occurs when maximum output current becomes less than  $I_{LO}$  in magnitude. Float delay is not 100% tested.
- 2. These inputs are allowed to be asynchronous to CLK2. The setup and hold specifications are given for testing purposes to assure recognition within a specific CLK2 period.
- 3. These are not tested. They are guaranteed by design characterization.
- 4. Tested with CL set at 50 pF. See Figures 7 and 8 for load capacitance derating curve.
- 5. Minimum time not 100% tested.

Table 7.6. Low Power (LP) Intel386™ SX Microprocessor A.C. Characteristics—33 MHz and 25 MHz

Symbol	Parameter	33 MHz Intel386 SX		25 MHz Intel386 SX		Unit	Figure	Notes	
		Min	Max	Min	Max		er	fig HOLD Setup Til	
	Operating Frequency	2	33	2	25	MHz		Half CLK2 Frequency	
t <sub>1</sub>	CLK2 Period	15	250	20	250	ns	7.3	Iga PESET Setup T	
t <sub>2a</sub>	CLK2 HIGH Time	6.25	8	7	1 8	ns	7.3	at 2V(3)	
t <sub>2b</sub>	CLK2 HIGH Time	4.0	.0	4	d.	ns	7.3	at (V <sub>CC</sub> - 0.8)V <sup>(3)</sup> ; Note 3	
t <sub>3a</sub>	CLK2 LOW Time	6.25	. 9	7	1 8	ns	7.3	at 2V(3)	
t <sub>3b</sub>	CLK2 LOW Time	4.5	8	5	40.8	ns	7.3	at 0.8V(3)	
t <sub>4</sub>	CLK2 Fall Time		4		7	ns	7.3	(V <sub>CC</sub> -0.8)V to 0.8V <sup>(3)</sup>	
t <sub>5</sub>	CLK2 Rise Time		4		7	ns	7.3	0.8V to (V <sub>CC</sub> -0.8)V(3)	
t <sub>6</sub>	A <sub>23</sub> -A <sub>1</sub> Valid Delay	4	15	4	17	ns	7.5	$C_L = 50  pF(4)$	
t <sub>7</sub>	A <sub>23</sub> -A <sub>1</sub> Float Delay	4	20	4	30	ns	7.6	(Note 1)	
t <sub>8</sub>	BHE#, BLE#, LOCK# Valid Delay	4	15	4	17	ns	7.5	$C_L = 50 \text{ pF}(4)$	
t <sub>9</sub>	BHE#, BLE#, LOCK# Float Delay	4	20	4	30	ns	7.6	(Note 1)	

## A.C. Characteristics—33 MHz and 25 MHz (Continued)

Symbol	Parameter		MHz 386 SX	A	MHz 386 SX	Unit	Figure	Notes
		Min	Max	Min	Max	nin.	if tuitel	0.808
t <sub>10</sub>	W/R#, M/IO#, D/C#, ADS# Valid Delay	4	15	4	17	ns	7.5	$C_L = 50 \text{ pF}^{(4)}$
t <sub>11</sub>	W/R#, M/IO#, D/C#, ADS# Float Delay	4	20	4	30	ns	7.6	(Note 1)
t <sub>12</sub>	D <sub>15</sub> -D <sub>0</sub> Write Data Valid Delay	87	23	7	23	ns	7.5	$C_L = 50 \text{ pF}(4, 5)$
t <sub>12a</sub>	D <sub>15</sub> -D <sub>0</sub> Write Data Hold Time	2		2	SY#,	ns	ORAS C	$C_L = 50 \text{ pF}^{(4)}$
t <sub>13</sub>	D <sub>15</sub> -D <sub>0</sub> Write Data Float Delay	4	17	4	22	ns	7.6	(Note 1)
t <sub>14</sub>	HLDA Valid Delay	4	20	4	22	ns	7.6	$C_L = 50 pF(4)$
t <sub>15</sub>	NA# Setup Time	5	89110000	5	uçara m	ns	7.4	DO ROMBING ISSI
t <sub>16</sub>	NA# Hold Time	2	pates sett	3	Ponous I	ns	7.4	ness ingula are a
t <sub>19</sub>	READY# Setup Time	7	Institutions	9	yű bosn	ns	7.4	these are not tente
t <sub>20</sub>	READY# Hold Time	4		4	CAS TOUR	ns	7.4	had omit memirals
t <sub>21</sub>	D <sub>15</sub> -D <sub>0</sub> Read Data Setup Time	5	akanara	7	te erae	ns	7.4	Toble 7.6. Law F
t <sub>22</sub>	D <sub>15</sub> -D <sub>0</sub> Read Data Hold Time	3	26 MH	5	23 M	ns	7.4	es leviene
t <sub>23</sub>	HOLD Setup Time	9	nile	9	nitt	ns	7.4	
t <sub>24</sub>	HOLD Hold Time	2	2	3	T s	ns	7.4	oliensorO.
t <sub>25</sub>	RESET Setup Time	5	05	8	Tar	ns	7.7	ti Cux29
t <sub>26</sub>	RESET Hold Time	2		3	8.28	ns	7.7	to CLK2H
t <sub>27</sub>	NMI, INTR Setup Time	5		6	4.0	ns	7.4	(Note 2)
t <sub>28</sub>	NMI, INTR Hold Time	5		6	8.85	ns	7.4	(Note 2)
t <sub>29</sub>	PEREQ, ERROR #, BUSY #, FLT # Setup Time	5	8	6	4.5	ns	7.4	(Note 2)
t <sub>30</sub>	PEREQ, ERROR#, BUSY#, FLT# Hold Time	4		5		ns	7.4	(Note 2)

#### NOTES

<sup>1.</sup> Float condition occurs when maximum output current becomes less than  $I_{LO}$  in magnitude. Float delay is not 100% tested.

<sup>2.</sup> These inputs are allowed to be asynchronous to CLK2. The setup and hold specifications are given for testing purposes to assure recognition within a specific CLK2 period.

<sup>3.</sup> These are not tested. They are guaranteed by design characterization.

<sup>4.</sup> Tested with CL set at 50 pF. See Figures 7 and 8 for load capacitance derating curve.

<sup>5.</sup> Minimum time not 100% tested.



Functional operating range:  $V_{CC} = 5V \pm 10\%$ ;  $T_{CASE} = 0^{\circ}C$  to  $100^{\circ}C$ 

Table 7.7. Intel386™ SX A.C. Characteristics—20 MHz and 16 MHz

Symbol	Parameter		MHz 886 SX	16 Intel	MHz 886 SX	Unit	Figure	Notes
		Min	Max	Min	Max			
(S etoV	Operating Frequency	4	20	4	16	MHz	Selup Ti	Half CLK2 Frequency
t <sub>1</sub> stold	CLK2 Period	25	125	31	125	ns	7.3	ATM JIMM SIST
t <sub>2a</sub>	CLK2 HIGH Time	8		9	-1 3	ns	7.3	at 2V(3)
t <sub>2b</sub>	CLK2 HIGH Time	5		5		ns	7.3	at (V <sub>CC</sub> -0.8)V(3)
t <sub>3a</sub>	CLK2 LOW Time	8		9		ns	7.3	at 2V(3)
t <sub>3b</sub>	CLK2 LOW Time	6		7		ns	7.3	at 0.8V(3)
t <sub>4</sub>	CLK2 Fall Time		8	(4)	8	ns	7.3	(V <sub>CC</sub> -0.8)V to 0.8V(3)
t <sub>5</sub>	CLK2 Rise Time	2017011	8	2	8	ns	7.3	0.8V to (V <sub>CC</sub> -0.8)V(3)
t <sub>6</sub>	A <sub>23</sub> -A <sub>1</sub> Valid Delay	4	30	4	36	ns	7.5	$C_L = 120  pF(4)$
. t <sub>7</sub>	A <sub>23</sub> -A <sub>1</sub> Float Delay	4	32	4	40	ns	7.6	(Note 1)
t <sub>8</sub>	BHE#, BLE#, LOCK# Valid Delay	4	30	4	36	ns	7.5	$C_L = 75  pF(4)$
t <sub>9</sub>	BHE#, BLE#, LOCK# Float Delay	4	32	4	40	ns	7.6	(Note 1)
t <sub>10a</sub>	M/IO# D/C# Valid Delay	6	28	6	33	ns	7.5	$C_L = 75  pF(4)$
t <sub>10b</sub>	W/R#, ADS# Valid Delay		26			8		73a CLK2 LOW Time
t <sub>11</sub>	W/R#, M/IO#, D/C#, ADS# Float Delay	6	30	6	35	ns	7.6	(Note 1)
t <sub>12</sub>	D <sub>15</sub> -D <sub>0</sub> Write Data Valid Delay	4	38	4	40	ns	7.5	$C_L = 120 \text{ pF}(4)$
t <sub>13</sub>	D <sub>15</sub> -D <sub>0</sub> Write Data Float Delay	4	27	4	35	ns	7.6	(Note 1)
t <sub>14</sub>	HLDA Valid Delay	4	28	4	33	ns	7.5	$C_L = 75  pF(4)$
t <sub>15</sub>	NA# Setup Time	5		5		ns	7.4	(Santa cale)
t <sub>16</sub>	NA# Hold Time	12		21		ns	7.4	Washing St.
t <sub>19</sub>	READY# Setup Time	12		19	- AR	ns	7.4	na hange proce
t <sub>20</sub>	READY# Hold Time	4		4		ns	7.4	feClailsV + SIGA
t <sub>21</sub>	D <sub>15</sub> -D <sub>0</sub> Read Data Setup Time	9		9	06	ns	7.4	No. MAIOW, DACH, ADS# Floot Del
t <sub>22</sub>	D <sub>15</sub> -D <sub>0</sub> Read Data Hold Time	6	D.	6	BE	ns	7.4	Hg D15-D0 Witte Data Vand Dalas
t <sub>23</sub>	HOLD Setup Time	17	6	26	27	ns	7.4	amin D16-D0 vinta
t <sub>24</sub>	HOLD Hold Time	5	7 1.	5		ns	7.4	elect to GH steu
t <sub>25</sub>	RESET Setup Time	12	I I	13	55	ns	7.7	BG DRAV AGUED ATT
t <sub>26</sub>	RESET Hold Time	4		4		ns	7.7	mil guillo TAVI all



Functional operating range:  $V_{CC} = 5V \pm 10\%$ ;  $T_{CASE} = 0^{\circ}C$  to  $100^{\circ}C$ 

Table 7.7. Intel386™ SX A.C. Characteristics—20 MHz and 16 MHz (Continued)

Symbol	Parameter MAD X8	20 MHz Intel386 SX		16 MHz Intel386 SX		Unit	Figure	Notes
		Min	Max	Min	Max			
t <sub>27</sub>	NMI, INTR Setup Time	16	08	16		ns	7.4	(Note 2)
t <sub>28</sub>	NMI, INTR Hold Time	16	as as	16		ns	7.4	(Note 2)
t <sub>29</sub>	PEREQ, ERROR#, BUSY#, FLT# Setup Time	14		16		ns	7.4	(Note 2)
t <sub>30</sub>	PEREQ, ERROR#, BUSY#, FLT# Hold Time	5		5		ns	7.4	(Note 2)

Table 7.8. Low Power (LP) Intel386™ SX A.C. Characteristics—20 MHz, 16 MHz and 12 MHz

Symbol	Parameter	A DEED	MHz 86 SX		MHz 886 SX		MHz 86 SX	Unit	Figure	Notes
	7.6 (Note 1)	Min	Max	Min	Max	Min	Max			Isolfi A-esA ti
	Operating Frequency	2	20	2	16	2	12.5	MHz	AUUJ.	Half CLK2 Frequency
t <sub>1</sub>	CLK2 Period	25	250	31	250	40	250	ns	7.3	IN IN A REAL OF
t <sub>2a</sub>	CLK2 HIGH Time	8		9		11		ns	7.3	at 2V (Note 3)
t <sub>2b</sub>	CLK2 HIGH Time	5	88	5		7	9	ns	7.3	at (V <sub>CC</sub> - 0.8V)(3)
t <sub>3a</sub>	CLK2 LOW Time	8		9		11		ns	7.3	at 2V(3)
t <sub>3b</sub>	CLK2 LOW Time	6	35	7		9	8	ns	7.3	at 0.8V(3)
t <sub>4</sub>	CLK2 Fall Time		8		8		8	ns	7.3	(V <sub>CC</sub> - 0.8V) to 0.8V(3
t <sub>5</sub>	CLK2 Rise Time	ent	8		8	18:14:	8	ns	7.3	0.8V to (V <sub>CC</sub> - 0.8V)(3
t <sub>6</sub>	A <sub>23</sub> -A <sub>1</sub> Valid Delay	4	30	4	36	4	42	ns	7.5	$C_L = 120  pF(4)$
t <sub>7</sub>	A <sub>23</sub> -A <sub>1</sub> Float Delay	4	32	4	40	4	45	ns	7.6	(Note 1)
t <sub>8</sub>	BHE#, BLE#, LOCK# Valid Delay	4	30	4	36	4	36	ns	7.5	C <sub>L</sub> = 75 pF
tg	BHE#, BLE#, LOCK# Float Delay	4	32	4	40	4	40	ns	7.6	(Note 1)
t <sub>10</sub>	M/IO#, D/C#, W/R#, ADS# Valid Delay	6	28	6	33	4	33	ns	7.5	C <sub>L</sub> = 75 pF
t <sub>11</sub>	M/IO#, D/C#, W/R#, ADS# Float Delay	6	30	6	35	4	35	ns	7.6	(Note 1)
t <sub>12</sub>	D15-D0 Write Data Valid Delay	4	38	4	40	4	50	ns	7.5	C <sub>L</sub> = 120 pF(4)
t <sub>13</sub>	D15-D0 Write Data Float Delay	4	27	4	35	4	40	ns	7.6	(Note 1)
t <sub>14</sub>	HLDA Valid Delay	4	28	6	33	4	33	ns	7.5	$C_L = 75  pF(4)$
t <sub>15</sub>	NA# Setup Time	5		5		7		ns	7.4	Nou Tagge
t <sub>16</sub>	NA# Hold Time	12		21		21		ns	7.4	



Functional operating range:  $V_{CC} = 5V \pm 10\%$ ;  $T_{CASE} = 0$ °C to 100°C

## Table 7.8. Low Power (LP) Intel386™ SX A.C. Characteristics—20 MHz, 16 MHz and 12 MHz (Continued)

Symbol	Parameter	The state of the s	MHz 886 SX	mark (\$2.5.5mm)	MHz 86 SX	months of the	MHz 86 SX	Unit	Figure	Notes
		Min	Max	Min	Max	Min	Max	EABY		
t <sub>19</sub>	READY# Setup Time	12		19		19		ns	7.4	
t <sub>20</sub>	READY# Hold Time	4	17////	4		4	116	ns	7.4	
t <sub>21</sub>	D15-D0 Read Data Setup Time	9	777755	9	-6	9	1979 T)	ns	7.4	
t <sub>22</sub>	D15-D0 Read Data Hold Time	6	2426	6	8	6	244	ns	7.4	
t <sub>23</sub>	HOLD Setup Time	17	77778	26		26	777.	ns	7.4	
t <sub>24</sub>	HOLD Hold Time	5		5		7		ns	7.4	
t <sub>25</sub>	RESET Setup Time	12	OF COMMISSION	13	177777	15	1	ns	7.7	
t <sub>26</sub>	RESET Hold Time	4	No or Paragraph	4	allia.	6		ns	7.7	
t <sub>27</sub>	NMI, INTR Setup Time	16	To large	16		16	Tang.	ns	7.4	(Note 2)
t <sub>28</sub>	NMI, INTR Hold Time	16	-	16	Wills.	16		ns	7.4	(Note 2)
t <sub>29</sub>	PEREQ, ERROR#, BUSY#, FLT# Setup Time	14	gria	16	eW pol	16	0.7,4,7	ns	7.4	(Note 2)
t <sub>30</sub>	PEREQ, ERROR#, BUSY#, FLT# Hold Time	5		5		5		ns	7.4	(Note 2)

### NOTES:

- 1. Float condition occurs when maximum output current becomes less than  $I_{LO}$  in magnitude. Float delay is not 100% tested.
- 2: These inputs are allowed to be asynchronous to CLK2. The setup and hold specifications are given for testing purposes, to assure recognition within a specific CLK2 period.
- 3: These are not tested. They are guaranteed by design characterization.
- 4: Tested with  $C_L$  set at 50 pf and derated to support the indicated distributed capacitive load. See Figures 7.8 though 7.10 for the capacitive derating curve.

### A.C. TEST LOADS




Figure 7.2. A.C. Test Loads

### A.C. TIMING WAVEFORMS




Figure 7.3. CLK2 Waveform






Figure 7.4. A.C. Timing Waveforms—Input Setup and Hold Timing




Figure 7.5. A.C. Timing Waveforms—Output Valid Delay Timing






Figure 7.6. A.C. Timing Waveforms—Output Float Delay and HLDA Valid Delay Timing




Figure 7.7. A.C. Timing Waveforms—RESET Setup and Hold Timing and Internal Phase






Figure 7.8. Typical Output Valid Delay versus
Load Capacitance at Maximum Operating
Temperature (C<sub>L</sub> = 120 pF)

Figure 7.9. Typical Output Valid Delay versus
Load Capacitance at Maximum Operating
Temperature (C<sub>L</sub> = 75 pF)




Figure 7.10. Typical Output Rise Time versus Load Capacitance at Maximum Operating Temperature




Figure 7.11. Typical I<sub>CC</sub> vs Frequency






Figure 7.12. Preliminary ICE™-Intel386™ SX Emulator User Cable with PQFP Adapter




Figure 7.13. Preliminary ICE™-Intel386™ SX Emulator User Cable with OIB and PQFP Adapter

## 7.5 Designing for the ICE™-Intel386™ SX Emulator

ICE-Intel386 SX is the in-circuit emulator for the Intel386™ SX CPU. The ICE-386 SX emulator provides a 100-pin fine pitch flat-pack probe for connection to a socket located on the target system.

Sockets that accept this probe are available from 3M (part #2-0100-07243-000) or from AMP (part #821959-1 and part #821949-4). The ICE-386 SX emulator probe attaches to the target system via an adapter that replaces the Intel386 SX component in the target system.



Due to the high operating frequency of Intel386 SX CPU based systems, there is no buffering between the Intel386 SX emulation processor (on the emulator probe) and the target system. A direct result of the non-buffered interconnect is that the ICE-Intel386 SX emulator shares the address and data busses with the target system.

In order to avoid problems with the shared bus and maintain signal integrity, the system designer must adhere to the following guidelines:

- The bus controller must only enable data transceivers onto the data bus during valid read cycles (initiated by assertion of ADS#) of the Intel386 SX CPU, other local devices or other bus masters.
- Before another bus master drives the local processor address bus, the other master must gain control of the address bus by asserting HOLD and receiving the HLDA response.
- The emulation processor receives the RESET signal 2 or 4 CLK2 cycles later than an Intel386 SX CPU would, and responds to RESET later. Correct phase of the response is guaranteed.

In order to avoid problems that might arise due to the shared busses, an Optional use Isolation Board (OIB) is included with the emulator hardware. The OIB may be used to provide buffering between the emulation processor and the target system, but inserts a delay of approximately 10 ns in signal path.

In addition to the above considerations, the ICE-386 SX emulator processor module has several electrical and mechanical characteristics that should be taken into consideration when designing the Intel386 SX CPU system.

Capacitive Loading: ICE-Intel386 SX adds up to 27 pF to each Intel386 SX CPU signal.

**Drive Requirements:** ICE-Intel386 SX adds one FAST TTL load on the CLK2, control, address, and data lines. These loads are within the processor module and are driven by the Intel386 SX CPU emulation processor, which has standard drive and loading capability listed in Tables 7.3 and 7.4.

**Power Requirements:** For noise immunity and CMOS latch-up protection the ICE-Intel386 SX emulator processor module is powered by the user system.

The circuitry on the processor module draws up to 1.4A including the maximum Intel386 SX CPU  $I_{\rm CC}$  from the user Intel386 SX CPU socket.

Intel386 SX CPU Location and Orientation: The ICE-Intel386 SX emulator processor module may require lateral clearance. Figure 7.12 shows the clearance requirements of the iMP adapter. The optional isolation board (OIB), which provides extra electrical buffering and has the same lateral clearance requirements as Figure 7.12, adds an additional 0.5 inches to the vertical clearance requirement. This is illustrated in Figure 7.13.

Optional Isolation Board (OIB) and the CLK2 speed reduction: Due to the unbuffered probe design, the ICE-Intel386 SX emulator is susceptible to errors on the user's bus. The OIB allows the ICE-Intel386 SX emulator to function in user systems with faults (shorted signals, etc.). After electrical verification the OIB may be removed. When the OIB is installed, the user system must have a maximum CLK2 frequency of 20 MHz.

# 8.0 DIFFERENCES BETWEEN THE Intel386™ SX CPU AND THE Intel386™ DX CPU

The following are the major differences between the Intel386 SX CPU and the Intel386 DX CPU:

- The Intel386 SX CPU generates byte selects on BHE# and BLE# (like the 8086 and 80286) to distinguish the upper and lower bytes on its 16-bit data bus. The Intel386 DX CPU uses four byte selects, BE0#-BE3#, to distinguish between the different bytes on its 32-bit bus.
- The Intel386 SX CPU has no bus sizing option. The Intel386 DX CPU can select between either a 32-bit bus or a 16-bit bus by use of the BS16# input. The Intel386 SX CPU has a 16-bit bus size.
- 3. The NA# pin operation in the Intel386 SX CPU is identical to that of the NA# pin on the Intel386 DX CPU with one exception: the Intel386 DX CPU NA# pin cannot be activated on 16-bit bus cycles (where BS16# is LOW in the Intel386 DX CPU case), whereas NA# can be activated on any Intel386 SX CPU bus cycle.
- 4. The contents of all Intel386 SX CPU registers at reset are identical to the contents of the Intel386 DX CPU registers at reset, except the DX register. The DX register contains a component-stepping identifier at reset, i.e.

in Intel386 DX CPU, DH = 3 indicates Intel386 DX CPU after reset

DL = revision number;

in Intel386 SX CPU, DH = 23H indicates Intel386 SX CPU after reset

DL = revision number.



- The Intel386 DX CPU uses A<sub>31</sub> and M/IO# as selects for the numerics coprocessor. The Intel386 SX CPU uses A<sub>23</sub> and M/IO# as selects.
- 6. The Intel386 DX CPU prefetch unit fetches code in four-byte units. The Intel386 SX CPU prefetch unit reads two bytes as one unit (like the 80286). In BS16 mode, the Intel386 DX CPU takes two consecutive bus cycles to complete a prefetch request. If there is a data read or write request after the prefetch starts, the Intel386 DX CPU will fetch all four bytes before addressing the new request.
- 7. Both Intel386 DX CPU and Intel386 SX CPU have the same logical address space. The only difference is that the Intel386 DX CPU has a 32-bit physical address space and the Intel386 SX CPU has a 24-bit physical address space. The Intel386 SX CPU has a physical memory address space of up to 16 megabytes instead of the 4 gigabytes available to the Intel386 DX CPU. Therefore, in Intel386 SX CPU systems, the operating system must be aware of this physical memory limit and should allocate memory for applications programs within this limit. If a Intel386 DX CPU system uses only the lower 16 megabytes of physical address, then there will be no extra effort required to migrate Intel386 DX CPU software to the Intel386 SX CPU. Any application which uses more than 16 megabytes of memory can run on the Intel386 SX CPU if the operating system utilizes the Intel386 SX CPU's paging mechanism. In spite of this difference in physical address space, the Intel386 SX CPU and Intel386 DX CPU can run the same operating systems and applications within their respective physical memory constraints.
- 8. The Intel386 SX has an input called FLT# which tri-states all bidirectional and output pins, including HLDA#, when asserted. It is used with ON Circuit Emulation (ONCE). In the Intel386 DX CPU, FLT# is found only on the plastic quad flat package version and not on the ceramic pin grid array version. For a more detailed explanation of FLT# and testability, please refer to section 5.4.

### 9.0 INSTRUCTION SET

This section describes the instruction set. Table 9.1 lists all instructions along with instruction encoding diagrams and clock counts. Further details of the instruction encoding are then provided in the following sections, which completely describe the encoding structure and the definition of all fields occurring within instructions.

## 9.1 Intel386™ SX CPU Instruction Encoding and Clock Count Summary

To calculate elapsed time for an instruction, multiply the instruction clock count, as listed in Table 9.1 below, by the processor clock period (e.g. 62.5 ns for an Intel386 SX Microprocessor operating at 16 MHz). The actual clock count of an Intel386 SX Microprocessor program will average 5% more than the calculated clock count due to instruction sequences which execute faster than they can be fetched from memory.

#### Instruction Clock Count Assumptions

- The instruction has been prefetched, decoded, and is ready for execution.
- 2. Bus cycles do not require wait states.
- There are no local bus HOLD requests delaying processor access to the bus.
- No exceptions are detected during instruction execution.
- 5. If an effective address is calculated, it does not use two general register components. One register, scaling and displacement can be used within the clock counts shown. However, if the effective address calculation uses two general register components, add 1 clock to the clock count shown.

#### Instruction Clock Count Notation

- If two clock counts are given, the smaller refers to a register operand and the larger refers to a memory operand.
- 2. n = number of times repeated.
- 3. m = number of components in the next instruction executed, where the entire displacement (if any) counts as one component, the entire immediate data (if any) counts as one component, and all other bytes of the instruction and prefix(es) each count as one component.

### Misaligned or 32-Bit Operand Accesses

- If instructions accesses a misaligned 16-bit operand or 32-bit operand on even address add:
  - 2\* clocks for read or write
  - 4\*\* clocks for read and write
- If instructions accesses a 32-bit operand on odd address add:
  - 4\* clocks for read or write
  - 8\*\* clocks for read and write

#### Wait States

Wait states add 1 clock per wait state to instruction execution for each data access.



**Table 9-1. Instruction Set Clock Count Summary** 

		of on tot		CLOCK	COUNT	NO	TES
instruction as a more than a will average of a more than a control of such than the control of t	FORMAT	16 MHz). Microproci the calcul quences.	F as selects. Stohes code PU prefetch the 80205).	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
GENERAL DATA TRANSFER MOV = Move:				90. XO a	ne intel38		la 8816
Register to Register/Memory	1000100w	mod reg r/m		2/2	2/2*	e b	h
Register/Memory to Register	1000101w	mod reg r/m		2/4	2/4*	b	end ent
Immediate to Register/Memory	1100011w	mod 0 0 0 r/m	immediate data	2/2	2/2*	yo b	h
Immediate to Register (short form)	1011 w reg	immediate data		2	2		nse sm
Memory to Accumulator (short form)	1010000w	full displacement		4*	086 etal	ent terti	h
Accumulator to Memory (short form)	1010001w	full displacement		2*	2. 100	b	S a h
Register Memory to Segment Register	10001110	mod sreg3 r/m		2/5	22/23	b	h, i, j
Segment Register to Register/Memory	10001100	mod sreg3 r/m		2/2	2/2	en bos	delin
MOVSX = Move With Sign Extension	ing and displa	the cloc		the open	systems, this plan		BSCIetal act teurn
Register From Register/Memory	00001111	1011111w	mod reg r/m	3/6*	3/6*	m ol pooli	plunts
MOVZX = Move With Zero Extension	it solle, and	namne .	engo meseye agarbha lan	DX CPU	e Intel386 meashyti		erit virto
Register From Register/Memory	00001111	1011011w	mod reg r/m	3/6*	3/6*	b	h
PUSH = Push:	RIBOU MODILY	DONOLIEM	the intenser	of etsyd	t GPU sol		grate in
Register/Memory	11111111	mod 1 1 0 r/m		5/7*	7/9*	70 B	gem <sup>h</sup> ar
Register (short form)	01010 reg	ego yro		2	PELIT 4900	В	h
Segment Register (ES, CS, SS or DS) (short form)	0 0 0 sreg2 1 1 0	un = m.s.		2	sole 4	b	h h
Segment Register (ES, CS, SS, DS, FS or GS)	00001111	1 0 sreg3 0 0 0		2	4000	U9Сb	h
Immediate Immediate	011010s0	immediate data		2	4	b	h
PUSHA = Push All	01100000	diate da		18	34	b	h
POP = Pop	ni se sengu i unt as one ec	ob doge		turtus hi	gai as asr sa lensitos		and edil.
Register/Memory	10001111	mod 0 0 0 r/m		5/7	7/9	b A	DIP hou
Register (short form)	01011 reg	rdani W		6	6	b	h
Segment Register (ES, CS, SS or DS) (short form)	0 0 0 sreg 2 1 1 1	no bns		7	25	noibay	h, i, j
Segment Register (ES, CS, SS or DS), FS or GS	00001111	1 0 sreg 3 0 0 1		7	25	bola	h, i, j
POPA = Pop All	01100001	erani M		24	40	b	h
XCHG = Exchange					BS NO		SM 0
Register/Memory With Register	1000011w	mod reg r/m		3/5**	3/5**	drob, for	ilo f, hair
Register With Accumulator (short form)  IN = Input from:	10010 reg	Wait State	Clk Count Virtual 8086 Mode	3	alous structo ned eas		eni ila es egranos encilos
Fixed Port and of edgle flaw neg	1110010w	port number	†26	12*	6*/26*		s/t,m
Variable Port	1110110w	пользохе -	†27	13*	7*/27*		Promise is
OUT = Output to:							
Fixed Port	1110011w	port number	†24	10*	4*/24*		s/t,m
Variable Port	1110111w		†25	11*	5*/25*		s/t,m
LEA = Load EA to Register	10001101	mod reg r/m		2	2		



Table 9-1. Instruction Set Clock Count Summary (Continued)

					COUNT	The second second	TES
INSTRUCTION	FORMAT			Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
SEGMENT CONTROL		THE STATE OF				- Right Indian	
LDS = Load Pointer to DS	11000101	mod reg r/m	man gan born wi	7*	26*/28*	b	h, i, j
LES = Load Pointer to ES	11000100	mod reg r/m	into perbon wit	7*	26*/28*	b	h, i, j
LFS = Load Pointer to FS	00001111	10110100	mod reg r/m	7*	29*/31*	b	h, i, j
LGS = Load Pointer to GS	00001111	10110101	mod reg r/m	7*	26*/28*	b	h, i, j
LSS = Load Pointer to SS	00001111	10110010	mod reg r/m	7*	26*/28*	b	h, i, j
FLAG CONTROL				111000			T ANOH YOURS
CLC = Clear Carry Flag	11111000			2	2	Violite	T THON TORKS
CLD = Clear Direction Flag	11111100			2	2		T REAL YEAR
CLI = Clear Interrupt Enable Flag	11111010			8	8		m.
CLTS = Clear Task Switched Flag	00001111	00000110	and secure	5	5	С	1
CMC = Complement Carry Flag	11110101		late 1 0 tipes with	2	2		emph unters
LAHF = Load AH into Flag	10011111			2	2		Tricates visinis
POPF = Pop Flags	10011101			5	5	b	h, n
PUSHF = Push Flags	10011100			4	4	b	h
SAHF = Store AH into Flags	10011110			3	3		Folia verse
STC = Set Carry Flag	11111001			2	2	-incine	de few netson
STD = Set Direction Flag	11111101	smile electrorist		100001		ASM Visit Signs	driv staben
STI = Set Interrupt Enable Flag	11111011	stell o		8	8	pominimaso.	m
ARITHMETIC	200			( DEFET		religi	egrano = al
ADD = Add				01100		iyA roll tsujh	HOSA - A
Register to Register	000000dw	mod reg r/m		2	2	Staff for Staff	noun - E
Register to Memory	0000000w	mod reg r/m		7**	7**	b	h_
Memory to Register	0000001w	mod reg r/m		6*	6*	b	h g
Immediate to Register/Memory	100000sw	mod 0 0 0 r/m	immediate data	2/7**	2/7**	b	h. K
Immediate to Accumulator (short form)	0000010w	immedi	ate data	2	2	Ministration of re	la votasmus
ADC = Add With Carry							NO saidhean
Register to Register	000100dw	mod reg r/m		2	2	Broweld	60-1N
Register to Memory	0001000w	mod reg r/m		7**	7** (800)	b	h ac
Memory to Register	0001001w	mod reg r/m	TO THE REAL PROPERTY.	6*	6*	b	h
Immediate to Register/Memory	100000sw	mod 0 1 0 r/m	immediate data	2/7**	2/7**	b	h
Immediate to Accumulator (short form)	0001010w	immedi	ate data	2	2	Inmed All value	
INC = Increment	prime anni n						- Gringer
Register/Memory	1111111W	mod 0 0 0 r/m		2/6**	2/6**	b	h
Register (short form)	01000 reg			2	2	Samuel of the	and Charles
SUB = Subtract	6 15-01	17.					DA-
Register from Register	001010dw	mod reg r/m		2	2	borrale	00-

## Intel386TM SX MICROPROCESSOR



Table 9-1. Instruction Set Clock Count Summary (Continued)

			COUNT		TES
INSTRUCTION	FORMAT	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
ARITHMETIC (Continued)				10879	no vissina
Register from Memory	0010100w mod reg r/m	7**	7**	b	h
Memory from Register	0010101w mod reg r/m	6*	6*	b	h
Immediate from Register/Memory	100000sw mod 101 r/m immediate data	2/7**	2/7**	b	h
Immediate from Accumulator (short form)	0 0 1 0 1 1 0 w immediate data	2	2	8'3 p.1 3 anglo	Land = 2
SBB = Subtract with Borrow	mir application 1 10 7 0 1 F. Q.F.	1 1111000		diater to 05	back 7.80
Register from Register	000110dw mod reg r/m	2	2	Dis of related	5501 = 85
Register from Memory	0001100w mod reg r/m	7**	7**	b	h
Memory from Register	0001101w mod reg r/m	6*	6*	b	h 33
Immediate from Register/Memory	100000sw mod 011 r/m immediate data	2/7**	2/7**	b	h di
Immediate from Accumulator (short form)	0 0 0 1 1 1 0 w immediate data	2	2	Serrust Engl	Lacety et L
DEC = Decrement	a arrodono	7111000	gail be	Tank Swilled	CHS - ST.J
Register/Memory	1111111 w reg 0 0 1 r/m	2/6	2/6	b	moo h DM
Register (short form)	01001 reg	2 100	2	SH Into Flag	SHOUT IN THE
CMP = Compare	o roor reg	rothron	-		005 H RHO
Register with Register	001110dw mod reg r/m	2002	2	me France	- G - THE
		015*100	5*	ь	nois halls
Memory with Register	0011100 w mod reg r/m		and the second		
Register with Memory	0011101w mod reg r/m		6*	b	
Immediate with Register/Memory	100000s w mod 111 r/m immediate data	270	2/5*	b	h
Immediate with Accumulator (short form)	0011110w immediate data	2	2	HODE & HOLES	Inite8 - IT
NEG = Change Sign	1111011w mod 011 r/m	2/6*	2/6*	b	387 HISH THE
AAA = ASCII Adjust for Add	00110111	4 wheeson	4		a Hour sistains
AAS = ASCII Adjust for Subtract	00111111	4	4		
DAA = Decimal Adjust for Add	00100111	4	4		NA or wrange
DAS = Decimal Adjust for Subtract	00101111	4	4		EH CI YEURS
MUL = Multiply (unsigned)	alsk statement (mr. 900 ba	1 980000	Aid	maiv vataga	Novataliano
Accumulator with Register/Memory	1111011w mod100 r/m	W010000	front long)	n) tel plumppe	of siniteson
Multiplier-Byte -Word		12-17/15-20* 12-25/15-28*	12-17/15-20*	b, d b, d	d, h d, h
-Doubleword		12-41/17-46*	12-41/17-46*	b, d	d, h
IMUL = Integer Multiply (signed)	into person	woodtoo		nony	of sterile
Accumulator with Register/Memory	1111011w mod 101 r/m	40 47/45 000	40 47/45 001		art or change
Multiplier-Byte -Word		12-17/15-20* 12-25/15-28*	12-17/15-20* 12-25/15-28*	b, d b, d	d, h d, h
-Doubleword		12-41/17-46*	12-41/17-46*	b, d	d, h
Register with Register/Memory	00001111 10101111 mod reg r/m	1. 9010100	(Introduced	A SOTHWAY THE	vol etalos tri
Multiplier-Byte		12-17/15-20*	The state of the state of the state of	b, d	d, h
-Word -Doubleword	1903 - 20000	12-25/15-28* 12-41/17-46*	12-25/15-28*	b, d b, d	d, h d, h
Register/Memory with Immediate to Regist	er 011010s1 mod reg r/m immediate data	12-41/17-40	12-41/1/-40	Compt.	nortal tellingo
-Word	. The state of the	13-26	13-26/14-27	b, d	d, h
-Doubleword		13-42	13-42/16-45	b, d	d, h



Table 9-1. Instruction Set Clock Count Summary (Continued)

		_	COUNT		OTES
INSTRUCTION	FORMAT	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
ARITHMETIC (Continued)				(Dourse	PEN DIBO
DIV = Divide (Unsigned)	mid gerbon woods		1	yonion	c) significal
Accumulator by Register/Memory	1111011w mod110 r/m			Retaige)	or-cornel
Divisor—Byte	COCOCO Wind TO COM Security details	14/17	14/17	b,e	e,h
—Word —Doubleword		22/25	22/25 38/43	b,e b,e	e,h e,h
IDIV = Integer Divide (Signed)		36/43	30/43	b,e	e,ii
		Riged Fr	M HIDSPI OF	o Eunerace	MA 耳玻璃
Accumulator By Register/Memory	1111011w mod111 r/m		and selling	Chill Youni	en verzega
Divisor—Byte —Word		19/22 27/30	19/22 27/30	b,e b,e	e,h e,h
Doubleword		43/48	43/48	b,e b,e	e,h
AAD = ASCII Adjust for Divide	11010101 00001010	19	19	The state of the s	ort hone)
AAM = ASCII Adjust for Multiply	44040400 00004040				10 - R
	The state of the s		17	miclosi	of interpal
CBW = Convert Byte to Word	10011000   max   persons   wilder to	3	3	Cocust	of redeligat
CWD = Convert Word to Double Word	10011001	2	2	notaige	of gronis)
LOGIC		The base	Varioti	N. talge H	r oluşus pir
Shift Rotate Instructions	stob state and five Free	om om	Fi mort2) is to	lu muos A c	Lobsberim
Not Through Carry (ROL, ROR, SAL, SAR Register/Memory by 1	1101000 w mod TTT r/m	3/7**	3/7**	b	h
	Into properly wis 0.01.1	10		tegrater	of megal
Register/Memory by CL	1101001w mod TTT r/m	3/7*	3/7*	b	h
Register/Memory by Immediate Count	1 1 0 0 0 0 0 w mod TTT r/m immed 8-bit data	3/7*	3/7*	b	h
Through Carry (RCL and RCR)					
Register/Memory by 1	1101000 w mod TTT r/m	9/10*	9/10*	b	h
Register/Memory by CL	1101001w mod TTT r/m	9/10*	9/10*	b	h
Register/Memory by Immediate Count	1 1 0 0 0 0 0 w mod TTT r/m immed 8-bit data	9/10*	9/10*	b	h h
	TTT Instruction	0,10	310	ISPULAT	A DOMEST
	000 ROL	Th.	DinW of	of second	S - 29M
	001 ROR 010 RCL				
	011 RCR		A CONTRACTOR	200 300 300	200
	100 SHL/SAL 101 SHR	NASUL TE	LIA of broth	Stally Cas	W. 2- 800
	111 SAR		detail	AIVE ON	M - GVO
SHLD = Shift Left Double	act writer	o helt	rd or maler	anya nion	o = Brus
Register/Memory by Immediate	00001111 10100100 mod reg r/m immed 8-bit dat	a 3/7**	3/7**	an Eytn W	a - capi
Register/Memory by CL	00001111 10100101 mod reg r/m	3/7**	3/7**	Cary Bay	12 - 80m
SHRD = Shift Right Double	wroso with		1		ALLESON.
Register/Memory by Immediate	00001111 10101100 mod reg r/m immed 8-bit dat	a 3/7**	3/7**		
Register/Memory by CL	00001111 10101101 mod reg r/m	3/7**	3/7**	ME NUMBER	a tak
AND = And		80	NOR to V	BTRULG I	DETAINED
Register to Register	001000dw mod reg r/m	2	2		CLAN DES



Table 9-1. Instruction Set Clock Count Summary (Continued)

						COUNT		TES
INSTRUCTION				YAS	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
LOGIC (Continued)					10/616		unitroda a	Tälartin
Register to Memory	0010000w	mod reg r/m			7**	7**	b	h h
Memory to Register	0010001w	mod reg r/m	mile Diff bom		6*	6*	b	h
Immediate to Register/Memory	1000000w	mod 1 0 0 r/m	immediate data		2/7*	2/7**	b	h h
Immediate to Accumulator (Short Form)	0010010w	immediate data			. 2	2	trovinsi two	
TEST = And Function to Flags, No Resul	t					(bengst)	deliver my	opit'- vic
Register/Memory and Register	1000010w	mod reg r/m	m's 1 f T bom		2/5*	2/5*	b	h
Immediate Data and Register/Memory	1111011w	mod 0 0 0 r/m	immediate data		2/5*	2/5*	b	h
Immediate Data and Accumulator		1					t president	
(Short Form)	1010100w	immediate data			2	2	S was the A of	
OR = Or	The state of the s							
Register to Register	000010dw	mod reg r/m	1 2 7 8 2 0 8 9 0		2	2	t souts A to	REAL PARK
Register to Memory	0000100w	mod reg r/m			7**	7**	b	h
Memory to Register	0000101w	mod reg r/m			6*	6*	b	h
Immediate to Register/Memory	1000000w	mod 0 0 1 r/m	immediate data		2/7**	2/7**	b	h
Immediate to Accumulator (Short Form)	0000110w	immediate data			2	2	GPG YING	atalog mit
XOR = Exclusive Or			my Til bom				tomony by	Intelliger 9
Register to Register	001100dw	mod reg r/m	Legis 177 Sont		2	2	ryd yngmisi	Statistical Control
Register to Memory	0011000w	mod reg r/m	almys 155 born		7**	7**	b	h
Memory to Register	0011001w	mod reg r/m			6*	6*	b	h
Immediate to Register/Memory	1000000w	mod 1 1 0 r/m	immediate data		2/7**	2/7**	b	h
Immediate to Accumulator (Short Form)	0011010w	immediate data			2	.2	30 (1000)	
NOT = Invert Register/Memory	1111011w	mod 0 1 0 r/m			2/6**	2/6**	b	h
STRING MANIPULATION			- DATE STREET	Clk Count	The same		An American	
CMPS = Compare Byte Word	1010011w	]		Virtual 8086 Mode	10*	10*	b	h
INS = Input Byte/Word from DX Port	0110110w	i	JOR JOR	†29	15	9*/29**	b	s/t, h, m
LODS = Load Byte/Word to AL/AX/EA)	( 1010110w	i	HOR JACK JACK	607	5	5*	ь	h
MOVS = Move Byte Word	1010010w	ĺ			7	7**	b	h
OUTS = Output Byte/Word to DX Port	0110111w	ĺ	ſ	†28	14	8*/28*	b	s/t, h, m
SCAS = Scan Byte Word	1010111w	raffen la gen lag	00100101	1 17) 18	7*	7*	b	h
STOS = Store Byte/Word from		mix - gertio			00		hysi y amel	Captalgo Et
AL/AX/EX	1010101w				4*	4*	b	h h
XLAT = Translate String	11010111	mil rog gos ba			5*	5*	red promot	h
REPEATED STRING MANIPULATION		in/a perha			00		ontory by	Principe R
Repeated by Count in CX or ECX								omis = GM
REPE CMPS = Compare String			(m.s) gun been		00		nutaipo	Co vetelge
(Find Non-Match)	11110011	1010011w			5 + 9n**	5 + 9n**	b	h

						CLOCK C	OUNT	NC	TES
INSTRUCTION AND ADDRESS OF THE PROPERTY OF T	FORMAT					Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
REPEATED STRING MANIPULATION	ON (Continued)						Neural result	U.SREMAR	CHEROL
REPNE CMPS = Compare String					Clk Count	Down	derated to se		Mitrathetor
(Find Match)	11110010	1010011w			Virtual 8086 Mode	5+9n**	5+9n**	ь	i in haiv
REP INS = Input String	11110010	0110110w			†	13+6n*	7+6n*/	b	s/t, h, m
						fave.	27+6n*		Via Cell Sa
REP LODS = Load String	11110010	1010110w				5+6n*	5+6n*	b	sec here
REP MOVS = Move String	11110010	1010010w				7+4n*	7+4n**	b	888 mora
REP OUTS = Output String	11110010	0110111w		Γ	†	12+5n*	6+5n*/	ь	s/t, h, m
392				_		STUPOXE OSE	26+5n*		Prom Intel
REPE SCAS = Scan String						n) 1861 8808 149	av ol vasil		Partie regard
(Find Non-AL/AX/EAX)	11110011	1010111w				5+8n*	5+8n*	b	h
REPNE SCAS = Scan String						- (kreingt	engoni topoti		nel primetov
(Find AL/AX/EAX)	11110010	1010111w				5+8n*	5+8n*	b	h
REP STOS = Store String	11110010	1010101w				5+5n*	5+5n*	b	h
BIT MANIPULATION							and a second		rishu9 xy
BSF = Scan Bit Forward	00001111	10111100	mod reg	r/m		10+3n*	10+3n**	b	asse h
BSR = Scan Bit Reverse	00001111	10111101	mod reg	r/m		10+3n*	10+3n**	ь	ass h
BT = Test Bit						(158 1386 SX CPU 158	Tesk to and		From Intel
Register/Memory, Immediate	00001111	10111010	mod 1 0 0	r/mir	nmed 8-bit data	3/6*	3/6*	6 6 P	hatel hard
Register/Memory, Register	00001111	10100011	mod reg	r/m		3/12*	3/12*	b	h
BTC = Test Bit and Complement	1			2700		11-010EFF			
Register/Memory, Immediate	00001111	10111010	mod 1 1 1	r/mir	nmed 8-bit data	6/8*	6/8*	b	h
Register/Memory, Register	00001111	10111011		r/m	(i u i hom)	6/13*	6/13*	b	h
BTR = Test Bit and Reset	00001111	10111011	illou rog	ne dest		11010111	0710	manag	amount round
Register/Memory, Immediate	00001111	10111010	mod 1 1 0	r/mir	nmed 8-bit data	6/8*	6/8*	b 0	hooh
Register/Memory, Register	00001111	10110011		r/m		6/13*	6/13*	b to b	Visi Call G
BTS = Test Bit and Set	00001111	101100111	mourtog	.,,,,		0710	AD X8 866	officer day	From 288
Register/Memory, Immediate	00001111	10111010	mod 1 0 1	r/mir	nmed 8-bit data	6/8*	6/8*	b b	h
Register/Memory, Register	00001111	10101011		r/m	or outa	6/13*	6/13*	b	h
CONTROL TRANSFER						1) xze i daha tau	NV OF XEET	190 X8 58	From Intel
CALL = Call						muni.			netril (Serie)
Direct Within Segment	11101000	full displacement				7+m*	9+m*	b	to be poor
Register/Memory						30	Filvings La		Via Cett G
Indirect Within Segment	11111111	mod 0 1 0 r/m				7+m*/10+m*	9+m/	b	h, r
						CARS addent) A	12+m*		From Sotal
Direct Intersegment	10011010	unsigned full offse	ot coloctor			17+m*	42+m*	b	į,k,r

### NOTE:

<sup>†</sup> Clock count shown applies if I/O permission allows I/O to the port in virtual 8086 mode. If I/O bit map denies permission exception 13 fault occurs; refer to clock counts for INT 3 instruction.



Table 9-1. Instruction Set Clock Count Summary (Continued)

				CLOCK	COUNT	NC	TES
INSTRUCTION	FORMAT			Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
CONTROL TRANSFER (Continued Protected Mode Only (Direct Interse				(Continued)	AMPULATION orn String	B OWNER BY	GETARAN MORENTAL
Via Call Gate to Same Privilege Le				01001111	64+m	6	h,j,k,r
Via Call Gate to Different Privilege (No Parameters) Via Call Gate to Different Privilege				0 0 1 0 0 1 1 1 1	98+m	rint buy	h,j,k,r
(x Parameters)					106+8x+m		h,j,k,r
From 286 Task to 286 TSS				11110010 1	285	et bead of	h,j,k,r
From 286 Task to Intel386™ SX	CPU TSS			r eropirit	310	or annual a	h,j,k,r
From 286 Task to Virtual 8086 Ta	sk (Intel386 SX CPL	JTSS)		I BIGHT I'L	229	C DECEMBER OF	h,j,k,r
From Intel386 SX CPU Task to 28	36 TSS			0 01001111	285	THURST !	h,j,k,r
From Intel386 SX CPU Task to Int	tel386 SX CPU TSS				392		h,j,k,r
From Intel386 SX CPU Task to Vi	rtual 8086 Task (Inte	el386 SX CPU TSS)			309	i nest e	h,j,k,r
Indirect Intersegment	11111111	mod 0 1 1 r/m		30+m	46+m	b	h,j,k,r
Protected Mode Only (Indirect Inters	segment)						
Via Call Gate to Same Privilege Le	evel				68+m	11806 F B	h,j,k,r
Via Call Gate to Different Privilege	e Level,			t silosiit		CANELOX	(FING ALLA
(No Parameters) Via Call Gate to Different Privilege	e Level,			dreetiti	102+m	es store se	h,j,k,r
(x Parameters)					110+8x+m	HOTTALI	h,j,k,r
From 286 Task to 286 TSS							h,j,k,r
From 286 Task to Intel386 SX CP				1 11110000		DESCRIPTION	h,j,k,r
From 286 Task to Virtual 8086 Ta		JTSS)		11110000	608	vovali HE	h,j,k,r
From Intel386 SX CPU Task to 28							h,j,k,r
From Intel386 SX CPU Task to Int					399		h,j,k,r
From Intel386 SX CPU Task to Vi JMP = Unconditional Jump	irtual 8086 Task (Inte	el386 SX CPU TSS)			sluber	tral yroms	h,j,k,r
Short	11101011	8-bit displacement		7+m	7+m	Sin Viores	r
Direct within Segment	11101001	full displacement		7+m	7+m	D are see	r C
Register/Memory Indirect within Segment	11111111	mod 1 0 0 r/m		9+m/14+m	9+m/14+m	b	h,r
Direct Intersegment	11101010	unsigned full offset, se	elector	16+m	31+m	are Assuran	j,k,r
Protected Mode Only (Direct Interse	egment)				766	of Dein Mili	18T HERT
Via Call Gate to Same Privilege Le				1 111110000	53+m	SER WORKING	h,j,k,r
From 286 Task to 286 TSS				rintrocco	town:	timenty, Re	h,j,k,r
From 286 Task to Intel386 SX CP	PUTSS						h,j,k,r
From 286 Task to Virtual 8086 Ta	isk (Intel386 SX CPL	JTSS)					h,j,k,r
From Intel386 SX CPU Task to 28	B6 TSS			1 11510000	stallost	sin stomel	h,j,k,r
From Intel386 SX CPU Task to Int	tel386 SX CPU TSS			1 11110000			h,j,k,r
From Intel386 SX CPU Task to Vi	rtual 8086 Task (Inte	el386 SX CPU TSS)			395		h,j,k,r
Indirect Intersegment	11111111	mod 1 0 1 r/m		17+m	31 + m	b	h,j,k,r
	segment)			a 0001011			Sand Sand
Protected Mode Only (Indirect Inters					49+m		h,j,k,r
Protected Mode Only (Indirect Inters Via Call Gate to Same Privilege Le	evel						
	evel						h,j,k,r
Via Call Gate to Same Privilege Le				9 11111111			h,j,k,r h,j,k,r
Via Call Gate to Same Privilege Le From 286 Task to 286 TSS From 286 Task to Intel386 SX CP From 286 Task to Virtual 8086 Ta	PU TSS sk (Intel386 SX CPL	J TSS)		9 1111111	je je		1,000,000,000,000
Via Call Gate to Same Privilege Le From 286 Task to 286 TSS From 286 Task to Intel386 SX CP From 286 Task to Virtual 8086 Ta From Intel386 SX CPU Task to 28	PU TSS ask (Intel386 SX CPL 36 TSS			4 1111111	i i		h,j,k,r
From 286 Task to 286 TSS From 286 Task to Intel386 SX CP From 286 Task to Virtual 8086 Ta	PU TSS isk (Intel386 SX CPU 36 TSS tel386 SX CPU TSS				328		h,j,k,r h,j,k,r





Table 9-1. Instruction Set Clock Count Summary (Continued)

						COUNT	-	TES
INSTRUCTION	hadrolos9 launiV acerbbA aboti	FORMAT			Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
CONTROL TRANSFER (CORET = Return from CALL						(peutiline	C) ENMON I	SIGIEKINO:
ALT - Return Hom CALL	Canana S				0.000			STORY CHICAGO
Within Segment		11000011			tenne	12+m	b	g, h, r
Within Segment Adding Imn	nediate to SP	11000010	16-bit displ	300 10001   1	Lengo	12+m	b	g, h, r
Intersegment		11001011			tar bean	36+m	b	g, h, j, k, r
Intersegment Adding Immed	diate to SP	11001010	16-bit displ	lasaranni i	1 10000	36+m	b	g, h, j, k, r
Protected Mode Only (RET)								
to Different Privilege Leve					2 2 2 2 2 2 2	Agrange / Astrony	Salar Barre	unio di unio
Intersegment Intersegment Adding In	nmediate to SP				10000	72 72	Balli	h, j, k, r h, j, k, r
CONDITIONAL JUMPS								100000000000000000000000000000000000000
NOTE: Times Are Jump "Ta JO = Jump on Overflow	aken or Not Tak	ken"			(access to	HOSE BLAD SOLD	MILE OR LEGA	- BONDA
8-Bit Displacement		01110000	8-bit displ	100010-0-100	7+m or 3	7+m or 3		r
Full Displacement		00001111	10000000	full displacement	7+m or 3	7+m or 3	Jan	PENCHAL DIRECT
		00001111	1000000	] full displacement	7 + 111 01 3	7+11013	amay con Mort	一部以上领
JNO = Jump on Not Over 8-Bit Displacement	TIOW	01110001	8-bit displ	STEED NO-8	7+m or 3	7+m or 3	, insens	NONCE SEA
				Jantage   F			Frience	Foli Danian
Full Displacement		00001111	10000001	full displacement	7+m or 3	7+m or 3	une on Las	= Daysas
JB/JNAE = Jump on Belo 8-Bit Displacement		01110010	O hit diest	Ignie Ha-B   0	71 0	710	Images	Model Clapks
			8-bit displ	Jorriogon	7+m or 3	7+m or 3	Ariente	Iniquis IuR
Full Displacement		00001111	10000010	full displacement	7+m or 3	7+m or 3	VSIV no gray	- DUTALIN
JNB/JAE = Jump on Not	Below/Above		0.1.11.11	lgath itde5   E	111110		21 Statistics	SINES 70-5
8-Bit Displacement		01110011	8-bit displ	Jirriagar jir	7+m or 3	7+m or 3	27191036	selecto files
Full Displacement		00001111	10000011	full displacement	7+m or 3	7+m or 3	oseS XD nero	not - raka
JE/JZ = Jump on Equal/2	Zero	250 00 25		ignit lid-8	receir	9%	S X33 no sp	UL - 3108
8-Bit Displacement		01110100	8-bit displ		7+m or 3	7+m or 3	Prefix Tildge	esid manbby
Full Displacement		00001111	10000100	full displacement	7+m or 3	7+m or 3	esmit X3 o	r 16.1 = 900.
JNE/JNZ = Jump on No	t Equal/Not Z		A	1				
8-Bit Displacement		01110101	8-bit displ	Igelb act 0	7+m or 3	7+m or 3	PlothX .	DOTUMOS
Full Displacement		00001111	10000101	full displacement	7+m or 3	7+m or 3		r
JBE/JNA = Jump on Be	low or Equal/			Septime 1	1110010	· · · · · · · · · · · · · · · · · · ·	pout = 3499 a5 foll	DONNERED
8-Bit Displacement		01110110	8-bit displ		7+m or 3	7+m or 3	THE STYR A	г
Full Displacement		00001111	10000110	full displacement	7+m or 3	7 + m or 3	Ave Registers	sand Circle
JNBE/JA = Jump on Not	Below or Equa	al/Above				woll	tevO no styl	me - cra
8-Bit Displacement		01110111	8-bit displ	Socatoor   t	7+m or 3	7+m or 3	ment/value	r
Full Displacement		00001111	10000111	full displacement	7+m or 3	7+m or 3	SER NO WEST	ं - दूशांड
JS = Jump on Sign		1200 19	AY 000 bom	10001001   1	1 10000	You	Register Ma	18
8-Bit Displacement		01111000	8-bit displ	lma	7 + m or 3	7+m or 3	146 Ja8 - 3	WITE CATE
Full Displacement		00001111	10001000	full displacement	7+m or 3	7+m or 3	To flag	r



Table 9-1. Instruction Set Clock Count Summary (Continued)

				CLOCK	COUNT	NO.	TES
INSTRUCTION	FORMAT			Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
CONDITIONAL JUMPS (Contin	nued)				(bearsto		
JNS = Jump on Not Sign		1					
8-Bit Displacement	01111001	8-bit displ		7 + m or 3	7+m or 3		r
Full Displacement	00001111	10001001	full displacement	7 + m or 3	7+m or 3		r.
JP/JPE = Jump on Parity/Pa	rity Even			000011	96 of signs		
8-Bit Displacement	.01111010	8-bit displ		7 + m or 3	7+m or 3		memor roll
Full Displacement	00001111	10001010	full displacement	7+m or 3	7+m or 3		inside produ
JNP/JPO = Jump on Not Par	ity/Parity Odd						
8-Bit Displacement	01111011	8-bit displ		7+m or 3	7+m or 3	BVELEGATORS	r
Full Displacement	00001111	10001011	full displacement	7+m or 3	7+m or 3		passent i
JL/JNGE = Jump on Less/No	ot Greater or Equal						
8-Bit Displacement	01111100	8-bit displ		7+m or 3	7+m or 3		gray'r = 0
Full Displacement	00001111	10001100	full displacement	7+m or 3	7+m or 3		etti Diete
JNL/JGE = Jump on Not Les		memegatgiris lari	100000001 11	110000			
8-Bit Displacement	01111101	8-bit displ	1	7+m or 3	7+m or 3	New Orlean	and r Co
Full Displacement	00001111	10001101	full displacement	7+m or 3	7+m or 3		akaid SB-a
		morreoglosis tel	J tuli displacement	110000	7 1111010		paloatti lu?
JLE/JNG = Jump on Less or 8-Bit Displacement	01111110	8-bit displ	1	7+m or 3	7+m or 3	olafi ea paul	- Tayen
	00001111	10001110	full displacement	7+m or 3	7+m or 3	Tributies	elosiO #B-0
	Line Della State	T TOOOTTTO	I dii dispiacement	77111013	7 + 111 01 3		earlier to a
JNLE/JG = Jump on Not Les 8-Bit Displacement	on Equal/Greater	8-bit displ	i	7+m or 3	7+m or 3		- 907.000
			1. 650 010 1.77	diam'r b			e-Si Dana
Full Displacement	00001111	10001111	full displacement	7+m or 3	7+m or 3		suitalitys. R
JCXZ = Jump on CX Zero	11100011	8-bit displ		9+m or 5	9+m or 5		r
JECXZ = Jump on ECX Zero	11100011	8-bit displ	town and at 1 o.o.	9+m or 5	9+m or 5		r
(Address Size Prefix Differential	tes JCXZ from JECXZ)						
LOOP = Loop CX Times	11100010	8-bit displ		11+m	11+m		r
LOOPZ/LOOPE = Loop with				914	E (08/lasp8)		
Zero/Equa	1 11100001	8-bit displ	] Marchan	11+m	11+m		r
LOOPNZ/LOOPNE = Loop W	hile		10100001111	110000			
Not Zero	11100000	8-bit displ	]	11+m	11+m		r
CONDITIONAL BYTE SET				107770 1			
NOTE: Times Are Register/Mer				100000			
SETO = Set Byte on Overflow		1,001,000		elfodJi lig	jupă 10 tratet		- ALLSON
To Register/Memory	00001111	10010000	mod 0 0 0 r/m	4/5*	4/5*		stoad has
SETNO = Set Byte on Not Ov		100/110	1000	10000			Folj Displac
To Register/Memory		10010001	mod 0 0 0 r/m	4/5*	4/5*	ogi3 m	h man h a
SETB/SETNAE = Set Byte or			See PSR   06	OLTITO			
To Register	/Memory 00001111	10010010	mod 0 0 0 r/m	4/5*	4/5*		h

r	9		
	1		
	и		

						COUNT	-	TES
INSTRUCTION	FORMAT				Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
CONDITIONAL BYTE SET (Continued)							OFFICE REPORTED	THURSTIN
SETNB = Set Byte on Not Below/Abov	e or Equal						Site	results or Tak
To Register/Memory	00001111	10010011	mod 0 0 0	r/m	4/5*	4/5*	4	h
SETE/SETZ = Set Byte on Equal/Zero	48			0.0	10013			8 999
To Register/Memory	00001111	10010100	mod 0 0 0	r/m	4/5*	4/5*	nevO III s North	h
SETNE/SETNZ = Set Byte on Not Equa	I/Not Zero							THE TON:
To Register/Memory	00001111	10010101	mod 0 0 0	r/m	4/5*	4/5*		0 4 hon
SETBE/SETNA = Set Byte on Below or	Equal/Not Abov	/e	only may be		100710	eulsV rar	COLO HON LINCONS	tot e time
To Register/Memory	00001111	10010110	mod 0 0 0	r/m	4/5*	4/5*	id Founds	h
SETNBE/SETA = Set Byte on Not Belo	was Fauel/Abou						2000	ARISO MON
To Register/Memory	00001111	10010111	mod 0 0 0	r/m	4/5*	4/5*		h
	00001111	1 10010111	111100000	17111	4/5	4/5	186 ylaO abi	It becoming
SETS = Set Byte on Sign	00004444	1,004,000	I 1000		4/50	4/54	befroed	eqt(T:The)
To Register/Memory	00001111	10011000	mod 0 0 0	r/m	4/5*	4/5*	BE GET TO TO.	h
SETNS = Set Byte on Not Sign		1	1				n Privilege Lev	naE-oi
To Register/Memory	00001111	10011001	mod 0 0 0	r/m	4/5*	4/5*	FRES OF SHATE	h h
SETP/SETPE = Set Byte on Parity/Par	ity Even		1 / 1	100	195 vs Taet	BYM SX CPU	Cident of Mary	Farmed
To Register/Memory	00001111	10011010	mod 0 0 0	r/m	4/5*	4/5*	Mary of Saliti	h
SETNP/SETPO = Set Byte on Not Parit	y/Parity Odd		Stall Heal	ale Past C	по ка инава	located deat i	RD X8 HT860	untaneo(Y
To Register/Memory	00001111	10011011	mod 0 0 0	r/m	4/5*	4/5*	RO XX HIDGE	h
SETL/SETNGE = Set Byte on Less/No	t Greater or Equa	al			SCHOOL STATE	TSE VIA TAB	60 pp med to 28 at or box 7808	TEN DICHE
To Register/Memory	00001111	10011100	mod 0 0 0	r/m	4/5*	4/5*	hard tim Jeas	h h
SETNL/SETGE = Set Byte on Not Less	/Greater or Equa	al						BEALTIM
To Register/Memory	00001111	01111101	mod 0 0 0	r/m	4/5*	4/5*	apt or Traps Gar	h
SETLE/SETNG = Set Byte on Less or E	qual/Not Greate	er.					ed quit to liqu	mescully.
To Register/Memory	00001111	10011110	mod 0 0 0	r/m	4/5*	4/5*	i um Priviluge	h
SETNLE/SETG = Set Byte on Not Less	or Equal/Greate		11 12 2 1	State	noT aiv 837		Start to impact	SECOND PRO
To Posinter/Moment	00001111	10011111	mod 0 0 0	r/m	4/5*	4/5*	e niverileat	h
			2200 3000		Saltan dell	INDEX TO MEST L	PRO XEL M SARRA RIO XEL M SARRA	ides Limited T
ENTER = Enter Procedure	11001000	16-bit displacem	ent, 8-bit level	waz Ap	1 say brit 8809		60 XB W 82E	ant morti
L = 0 0 0					10	10	ь	h
L = 1 (a)					14	14	b	h
					8(n - 1)	8(n - 1)		:017011
LEAVE = Leave Procedure	11001001	1			4	4	ь	h



Table 9-1. Instruction Set Clock Count Summary (Continued)

				K COUNT	NOTES	
INSTRUCTION	FORMAT		Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
INTERRUPT INSTRUCTIONS				(Continue)		AMOTHERO
INT = Interrupt:			Major Round	Polose/About		na - ektal
Type Specified	11001101	type	37	100	b	pt
Type 3	11001100		33	preStimp3	b b	S73813134
NTO = Interrupt 4 if Overflow Flag Set	11001110	nvi pactom	11170000	rhlamary		
If OF = 1			35	sund toll no	b, e	STREASETE
If OF = 0			3	3	b, e	
Bound = Interrupt 5 if Detect Value	01100010	mod reg r/m	odf Jolf lagua	na walda na i		F132\3(1)
Out of Range	7544	min (FOO) bom	W1 10000	.comest/view	igeRot .	ATTENDED TO
If Out of Range			44	alast tall on a	b, e	e, g, h, j, k,
If In Range			10	10	b, e	e, g, h, j, k,
Protected Mode Only (INT)			11111111111	Tarastana year		
INT: Type Specified				1		308 H ST3
Via Interrupt or Trap Gate Via Interrupt or Trap Gate		10 0 0 0 bank	11170000	10		No.
to Same Privilege Level				71		g, j, k, r
to Different Privilege Level			11110000	111 (00)		g, j, k, r
From 286 Task to 286 TSS via Task G				438		g, j, k, r
From 286 Task to Intel386™ SX CPU			1643 A	465	(61년 개월 #	g, j, k, r
From 286 Task to virt 8086 md via Ta		m\1 0.00 bom	1,111,0000	382	To Payer	g, j, k, r
From Intel386™ SX CPU Task to 286 From Intel386™ SX CPU Task to Inte			DESCRIPTION CO.	440		g, j, k, r g, j, k, r
From Intel386™ SX CPU Task to virt			11110000	384		g, j, k, r
From virt 8086 md to 286 TSS via Tas		0000000	THE RESERVE	445		g, j, k, r
From virt 8086 md to Intel386™ SX C		Sate	Greater or Equi	472		g, j, k, r
From virt 8086 md to priv level 0 via T	rap Gate or Interru	pt Gate	10 10000	275		
INT: TYPE 3			TOTAL SECTION AND ADDRESS OF	NAME OF TAXABLE PARTY.		THE REAL PROPERTY.
Via Interrupt or Trap Gate			AND DESCRIPTION OF THE PERSONS ASSESSMENT	The state of the s		3 300 3 100 100
to Same Privilege Level			17110000	71		g, j, k, r
Via Interrupt or Trap Gate			Cher C testaleur	Sino pasuling s	dye ree = D	THE CALIFE
to Different Privilege Level			********	111		g, j, k, r
From 286 Task to 286 TSS via Task G				382		g, j, k, r
From 286 Task to Intel386™ SX CPU		0	ov Signal/Greats	409	gys inc = a	g, j, k, r
From 286 Task to Virt 8086 md via Ta From Intel386TM SX CPU Task to 286		may 0.00 bem	27-100.00	326		g, j, k, r
From Intel386TM SX CPU Task to Inte				411		g, j, k, r g, j, k, r
From Intel386TM SX CPU Task to Virt			00010011	328		g, j, k, r
From virt 8086 md to 286 TSS via Tas	7.70	Cidio		389		8. j. k. r
From virt 8086 md to Intel386™ SX C		ate		416		g, j, k, r
F	rap Gate or Interru	pt Gate		223		81,111
From virt 8086 md to priv level 0 via 1						
From virt 8086 md to priv level 0 via T						1 1 1 1 1 1 1 1 1
INTO:			10010011		via Propositio	A - SVA
			10010011	71	ve Procedy	g, j, k, r
INTO: Via Interrupt or Trap Grate			10013011	71	via Processi	g, j, k, r
Via Interrupt or Trap Grate to Same Privilege Level Via Interrupt or Trap Gate to Different Privilege Level			10010011	71	na Procedy	
Via Interrupt or Trap Grate to Same Privilege Level Via Interrupt or Trap Gate to Different Privilege Level From 286 Task to 286 TSS via Task G			10313011		nd Processin	g, j, k, r g, j, k, r
Via Interrupt or Trap Grate to Same Privilege Level Via Interrupt or Trap Gate to Different Privilege Level From 286 Task to 286 TSS via Task G From 286 Task to Intel386™ SX CPU	TSS via Task Gate	Đ	10717071	111 384 411	Proof Sp	g, j, k, r g, j, k, r g, j, k, r
Via Interrupt or Trap Grate to Same Privilege Level Via Interrupt or Trap Gate to Different Privilege Level From 286 Task to 1tel 386™ SX CPU From 286 Task to virt 8086 md via Ta:	TSS via Task Gate sk Gate		10010011	111 384 411 328	Proof a	g, j, k, r g, j, k, r g, j, k, r g, j, k, r g, j, k, r
Via Interrupt or Trap Grate to Same Privilege Level Via Interrupt or Trap Gate to Different Privilege Level From 286 Task to 286 TSS via Task G From 286 Task to Intel386™ SX CPU From 286 Task to vit 8086 md via Ta: From Intel386™ SX CPU Task to 286	TSS via Task Gate sk Gate TSS via Task Gate	9	10010011	111 384 411 328 Intel386 DX	er Property	g, j, k, r g, j, k, r
INTO:  Via Interrupt or Trap Grate to Same Privilege Level Via Interrupt or Trap Gate to Different Privilege Level From 286 Task to 286 TSS via Task G From 286 Task to Intel386™ SX CPU From 286 Task to virt 8086 md via Tas From Intel386™ SX CPU Task to 186 From Intel386™ SX CPU Task to Intel	TSS via Task Gatesk Gatest TSS via Task Gateski TSS via Task Gateski TSS CPU TS	e SS via Task Gate	tobroart	111 384 411 328 Intel386 DX 413	via Procedy	g, j, k, r g, j, k, r
Via Interrupt or Trap Grate to Same Privilege Level Via Interrupt or Trap Gate to Different Privilege Level From 286 Task to 286 TSS via Task G From 286 Task to Intel386™ SX CPU From 286 Task to virt 8086 md via Ta: From Intel386™ SX CPU Task to 286 From Intel386™ SX CPU Task to Intel From Intel386™ SX CPU Task to virt	TSS via Task Gatesk Gates TSS via Task Gates TSS via Task Gates TSS CPU TS	e SS via Task Gate	10010011	111 384 411 328 Intel386 DX 413 329	ne Process	g, j, k, r g, j, k, r
INTO:  Via Interrupt or Trap Grate to Same Privilege Level Via Interrupt or Trap Gate to Different Privilege Level From 286 Task to 286 TSS via Task G From 286 Task to Intel386™ SX CPU From 286 Task to virt 8086 md via Tas From Intel386™ SX CPU Task to 186 From Intel386™ SX CPU Task to Intel	TSS via Task Gatesk Gatest TSS via Task Gatest TSS via Task Gatest Task Gates	e SS via Task Gate Gate	10773871	111 384 411 328 Intel386 DX 413	ne Process	g, j, k, r



Table 9-1. Instruction Set Clock Count Summary (Continued)

				CLOC	COUNT	NO	TES
INSTRUCTION	FORMAT			Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
INTERRUPT INSTRUCTIONS (Continue	d)			- 81	ON DUNITERIA	MORRARITACI	HORREGOR
BOUND:				777110			ngosasar En
Via Interrupt or Trap Gate				and ULL birs	77		
to Same Privilege Level				go not nothern	71		aik.
Via Interrupt or Trap Gate							g, j, k, r
to Different Privilege Level					111	·	g, j, k, r
From 286 Task to 286 TSS via Task (	Gate			The same	358		g, j, k, r
From 286 Task to Intel386™ SX CPU	TSS via Task Gate				388		g, j, k, r
From 268 Task to virt 8086 Mode via				1 000011	335		g, j, k, r
From Intel386 SX CPU Task to 286 Ta				DIROGE	368		g, j, k, r
From Intel386 SX CPU Task to Intel3				1211111	398		g, j, k, r
From Intel386 SX CPU Task to virt 80 From virt 8086 Mode to 286 TSS via 1		ate			347		g, j, k, r,
From virt 8086 Mode to Intel386 SX C		10		Dartion	368 398		g, j, k, r
From virt 8086 md to priv level 0 via T				TO STATE OF	223		g, j, k, r
	rap date of interrupt	Gato		1 010711	0		1 1 1 1 1 1 1 1
INTERRUPT RETURN							
IRET = Interrupt Return	11001111			24			g, h, j, k, r
	0.			00:001	0		189
Protected Mode Only (IRET)					-		
To the Same Privilege Level (within task) To Different Privilege Level (within task)				Lierent	42 86		g, h, j, k, r
From 286 Task to 286 TSS				Larrers	285		g, h, j, k, r h, j, k, r
From 286 Task to Intel386 SX CPU TSS					318		h, j, k, r
From 286 Task to Virtual 8086 Task					267		h, j, k, r
From 286 Task to Virtual 8086 Mode (w	ithin task)			box	113		1911
From Intel386 SX CPU Task to 286 TSS				riosor	324		h, j, k, r
From Intel386 SX CPU Task to Intel386					328.		h, j, k, r
From Intel386 SX CPU Task to Virtual 8		1.3			377		h, j, k, r
From Intel386 SX CPU Task to Virtual 8 PROCESSOR CONTROL	086 Mode (Within tas	(k) (m) garbo		2 17 18 01	113		
		1			complete,		al- TO
HLT = HALT 0.0	11110100	m/1 010 bb		5	5		1
MOV = Move to and From Control/D	ebug/Test Register	rs .			religiosesi		od - To
CR0/CR2/CR3 from register	00001111	00100010	1 1 eee reg	10/4/5	10/4/5		al I
Register From CR0-3	00001111	00100000	1 1 eee reg	6	6		I I
DR0-3 From Register	00001111	00100011	1 1 eee reg	22	22		1
DR6-7 From Register	00001111	00100011	1 1 eee reg	16	16		03 = [NSI
Register from DR6-7	00001111	00100001	1 1 eee reg	14	14		1
	00001111	00100001	1 1 eee reg	22	22		1
Register from DR0-3			1 1 eee reg	12	12		1 By
TR6-7 from Register	00001111	00100110			The second second		ACC.
	00001111	00100110	1 1 eee reg	12	12		all H
TR6-7 from Register	00001111	00100100		12	12		eri ad er i Ari



Table 9-1. Instruction Set Clock Count Summary (Continued)

		CLOCK	COUNT		
INSTRUCTION	FORMAT TO THE STATE OF THE STAT	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
PROCESSOR EXTENSION INSTR	RUCTIONS				19/88/57
Processor Extension Escape	11011TTT   mod LLL r/m  TTT and LLL bits are opcode information for coprocessor.	See Intel387SX data sheet for clock counts	*o	elü garî sosa ew ogaliselî i	ngs hose metre et met et
PREFIX BYTES			läye	prior Trep Cet ant Privillage I	PRODUCTIVE STATES
Address Size Prefix	01100111	0	0	Task to Itale T	Promitte
LOCK = Bus Lock Prefix	11110000	0	0	O TALLY SEST	m
Operand Size Prefix	01100110	etal xeat no	0	UND MR 680	Federal cod
Segment Override Prefix	NE TO THE RESERVE OF THE PERSON OF THE PERSO	ulaif sheT als about a	100 alv of Aust	UPU KE SAE	From Inte
	00101110	See To Comme	0	or stord sign of store store	From victs From victs
DS:		ob telescontrac serio o	0	ng of two bad	The cools
ES:	00100110	0	0	lea luna	TOURNALL
FS:	01100100	0	0	no many	solul - TE
		0	0	& Coly (#151) Privilega Len	
	18		(deal rightw))	rodeshiri	
SS:	00110110	0	0 88 000 188	alc to 255 TSI alc to In M355	From 2001
PROTECTION CONTROL			Jan Table	staunty or sta	T 665 mol13.
ARPL = Adjust Requested Privalence From Register/Memory		N/A	20/21**	a	h
LAR = Load Access Rights		(CPUTES	IX to Interests II	aTUFOXES	From Intel®
From Register/Memory	00001111 00000010 mod reg r/m	N/A	15/16*	a	g, h, j, p
LGDT = Load Global Descripto	or _			JOSTNOS	HOREICON
Table Register	00001111 00000001 mod 010 r/m	001011711	11*	b, c	as = h, l = s
LIDT = Load Interrupt Descri	THE RESIDENCE REPORTED IN THE PROPERTY OF THE	stellas Has Their	ar (Control) in	e to send Fre	ott = 500
Table Register	00001111   00000001   mod 011 r/m	111	11*	b, c	h, l
LLDT = Load Local Descripto	5 . 5 . persect1 0000010	0 117110000		**************************************	Filippine Fig
Table Register to Register/Memory	00001111 0000000 mod 010 r/m	N/A	20/24*	a	g, h, j, l
LMSW = Load Machine Status	Word	1 1 1110000		related	068-7 From
From Register/Memory	00001111 00000001 mod110 r/m	10/13	10/13*	b, c	h, l
LSL = Load Segment Limit		r Trerigono		E-080.v	Pagilition Inc.
From Register/Memory  Byte-Granular Limit	00001111 00000011 mod reg r/m	N/A	20/21*	а	g, h, j, p
Page-Granular Limit		N/A	25/26*	a	g, h, j, p
LTR = Load Task Register	LEUNELL LY VICE				
From Register/Memory		N/A	23/27*	а	g, h, j, l
SGDT = Store Global Descript  Table Register	00001111 00000001 mod 000 r/m	9*	9*	bo	h
SIDT = Store Interrupt Descri		9	9	b, c	h
Table Register	00001111 0000001 mod 001 r/m	9*	9*	b, c	h
SLDT = Store Local Descripto	The same and the same as the same as the same				
To Register/Memory	00001111 00000000 mod 000 r/m	N/A	2/2*	a	h

v	п	
ы		

	urease a discussing date that their our un editorecount.		CLOCK	COUNT	NOTES				
INSTRUC	tully specify the north	FORMAT		tenener		Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode	Real Address Mode or Virtual 8086 Mode	Protected Virtual Address Mode
PROTECT	TON CONTROL (Continued)	If a displacen	refelbam ervd xeb	uctions ossibly	ntani .i q selvi	Tigure 6- opcode	ni nwod yremita a	e termol	nosouvier lo teleno
SMSW	= Store Machine	Id cc to ar 8	n's parie	Pan Var B	bm" e	tt to gni	in density	is specifi	eibbs n
	Status Word	00001111	00000001	mod 1 0 0	r/m	2/2*	2/2*	b, c	b. h, l
STR	= Store Task Register	process deponds	in and di		Feduure	N bien E	SD SIBILE	ETHTI AS 12	TIS DEFIE
	To Register/Memory	00001111	00000000	mod 0 0 1	r/m	N/A	2/2*	a	h
VERR	= Verify Read Access				v sblell	eseri7	ben teb e	ds may b	oil gmbo
	Register/Memory	00001111	00000000	mod 1 0 0	r/m	N/A	10/11*	a	g, h, j, p
VERW	= Verify Write Access	00001111	00000000	mod 1 0 1	r/m	N/A	15/16*	a	g, h, j, p

#### **INSTRUCTION NOTES FOR TABLE 9-1**

### Notes a through c apply to Real Address Mode only:

a. This is a Protected Mode instruction. Attempted execution in Real Mode will result in exception 6 (invalid opcode).

b. Exception 13 fault (general protection) will occur in Real Mode if an operand reference is made that partially or fully extends beyond the maximum CS, DS, ES, FS or GS limit, FFFFH. Exception 12 fault (stack segment limit violation or not present) will occur in Real Mode if an operand reference is made that partially or fully extends beyond the maximum SS limit. c. This instruction may be executed in Real Mode. In Real Mode, its purpose is primarily to initialize the CPU for Protected Mode.

### Notes d through g apply to Real Address Mode and Protected Virtual Address Mode:

d. The Intel386 SX CPU uses an early-out multiply algorithm. The actual number of clocks depends on the position of the most significant bit in the operand (multiplier).

Clock counts given are minimum to maximum. To calculate actual clocks use the following formula:

Actual Clock = if m < > 0 then max ( $\lfloor \log_2 |m| \rfloor$ , 3) + b clocks:

if m = 0 then 3+b clocks

In this formula, m is the multiplier, and

b = 9 for register to register,

b = 12 for memory to register,

b = 10 for register with immediate to register,

b = 11 for memory with immediate to register.

e. An exception may occur, depending on the value of the operand.

f. LOCK# is automatically asserted, regardless of the presence or absence of the LOCK# prefix.

g. LOCK# is asserted during descriptor table accesses.

#### Notes h through s/t apply to Protected Virtual Address Mode only:

h. Exception 13 fault (general protection violation) will occur if the memory operand in CS, DS, ES, FS or GS cannot be used due to either a segment limit violation or access rights violation. If a stack limit is violated, an exception 12 (stack segment limit violation or not present) occurs.

i. For segment load operations, the CPL, RPL, and DPL must agree with the privilege rules to avoid an exception 13 fault (general protection violation). The segment's descriptor must indicate "present" or exception 11 (CS, DS, ES, FS, GS not present). If the SS register is loaded and a stack segment not present is detected, an exception 12 (stack segment limit violation or not present) occurs.

j. All segment descriptor accesses in the GDT or LDT made by this instruction will automatically assert LOCK# to maintain descriptor integrity in multiprocessor systems.

k. JMP, CALL, INT, RET and IRET instructions referring to another code segment will cause an exception 13 (general protection violation) if an applicable privilege rule is violated.

I. An exception 13 fault occurs if CPL is greater than 0 (0 is the most privileged level).

m. An exception 13 fault occurs if CPL is greater than IOPL.

n. The IF bit of the flag register is not updated if CPL is greater than IOPL. The IOPL and VM fields of the flag register are updated only if CPL = 0.

o. The PE bit of the MSW (CR0) cannot be reset by this instruction. Use MOV into CR0 if desiring to reset the PE bit.

p. Any violation of privilege rules as applied to the selector operand does not cause a protection exception; rather, the zero flag is cleared.

q. If the coprocessor's memory operand violates a segment limit or segment access rights, an exception 13 fault (general protection exception) will occur before the ESC instruction is executed. An exception 12 fault (stack segment limit violation or not present) will occur if the stack limit is violated by the operand's starting address.

r. The destination of a JMP, CALL, INT, RET or IRET must be in the defined limit of a code segment or an exception 13 fault (general protection violation) will occur.

s/t. The instruction will execute in s clocks if CPL ≤ IOPL. If CPL > IOPL, the instruction will take t clocks.



## 9.2 INSTRUCTION ENCODING

### 9.2.1 Overview

All instruction encodings are subsets of the general instruction format shown in Figure 8-1. Instructions consist of one or two primary opcode bytes, possibly an address specifier consisting of the "mod r/m" byte and "scaled index" byte, a displacement if required, and an immediate data field if required.

Within the primary opcode or opcodes, smaller encoding fields may be defined. These fields vary according to the class of operation. The fields define such information as direction of the operation, size of the displacements, register encoding, or sign extension.

Almost all instructions referring to an operand in memory have an addressing mode byte following the primary opcode byte(s). This byte, the mod r/m byte, specifies the address mode to be used. Certain

encodings of the mod r/m byte indicate a second addressing byte, the scale-index-base byte, follows the mod r/m byte to fully specify the addressing mode.

Addressing modes can include a displacement immediately following the mod r/m byte, or scaled index byte. If a displacement is present, the possible sizes are 8, 16 or 32 bits.

If the instruction specifies an immediate operand, the immediate operand follows any displacement bytes. The immediate operand, if specified, is always the last field of the instruction.

Figure 9-1 illustrates several of the fields that can appear in an instruction, such as the mod field and the r/m field, but the Figure does not show all fields. Several smaller fields also appear in certain instructions, sometimes within the opcode bytes themselves. Table 9-2 is a complete list of all fields appearing in the instruction set. Further ahead, following Table 9-2, are detailed tables for each field.




Figure 9-1. General Instruction Format

Table 9-2. Fields within Instructions

Field Name	Description	Number of Bits
wit 21 noiligeon	Specifies if Data is Byte or Full Size (Full Size is either 16 or 32 Bits	For segrified load of
d 80 21 83	Specifies Direction of Data Operation	civ notically in timens
S	Specifies if an Immediate Data Field Must be Sign-Extended	par da em n unese
reg	General Register Specifier	toncesh 13 moen ItA
mod r/m	Address Mode Specifier (Effective Address can be a General Register)	2 for mod;
	data na espac liw marmoss ecco rentione of gameter ancicoustant TERT one TE	3 for r/m
SS	Scale Factor for Scaled Index Address Mode	2
index	General Register to be used as Index Register	3
base	General Register to be used as Base Register	Toff arti to 31 31 artT
sreg2	Segment Register Specifier for CS, SS, DS, ES	2
sreg3	Segment Register Specifier for CS, SS, DS, ES, FS, GS	3
tttn	For Conditional Instructions, Specifies a Condition Asserted	beneals at p
	or a Condition Negated	and 4 control

Note: Table 9-1 shows encoding of individual instructions.



## 9.2.2 32-Bit Extensions of the

With the Intel386 SX CPU, the 8086/80186/80286 instruction set is extended in two orthogonal directions: 32-bit forms of all 16-bit instructions are added to support the 32-bit data types, and 32-bit addressing modes are made available for all instructions referencing memory. This orthogonal instruction set extension is accomplished having a Default (D) bit in the code segment descriptor, and by having 2 prefixes to the instruction set.

Whether the instruction defaults to operations of 16 bits or 32 bits depends on the setting of the D bit in the code segment descriptor, which gives the default length (either 32 bits or 16 bits) for both operands and effective addresses when executing that code segment. In the Real Address Mode or Virtual 8086 Mode, no code segment descriptors are used, but a D value of 0 is assumed internally by the Intel386 SX CPU when operating in those modes (for 16-bit default sizes compatible with the 8086/80186/80286).

Two prefixes, the Operand Size Prefix and the Effective Address Size Prefix, allow overriding individually the Default selection of operand size and effective address size. These prefixes may precede any opcode bytes and affect only the instruction they precede. If necessary, one or both of the prefixes may be placed before the opcode bytes. The presence of the Operand Size Prefix and the Effective Address Prefix will toggle the operand size or the effective address size, respectively, to the value "opposite" from the Default setting. For example, if the default operand size is for 32-bit data operations, then presence of the Operand Size Prefix toggles the instruction to 16-bit data operation. As another example, if the default effective address size is 16 bits, presence of the Effective Address Size prefix toggles the instruction to use 32-bit effective address computa-

These 32-bit extensions are available in all modes, including the Real Address Mode or the Virtual 8086 Mode. In these modes the default is always 16 bits, so prefixes are needed to specify 32-bit operands or addresses. For instructions with more than one prefix, the order of prefixes is unimportant.

Unless specified otherwise, instructions with 8-bit and 16-bit operands do not affect the contents of the high-order bits of the extended registers.

## 9.2.3 Encoding of Instruction Fields

Within the instruction are several fields indicating register selection, addressing mode and so on. The exact encodings of these fields are defined immediately ahead.

## 9.2.3.1 ENCODING OF OPERAND LENGTH (w) FIELD

For any given instruction performing a data operation, the instruction is executing as a 32-bit operation or a 16-bit operation. Within the constraints of the operation size, the w field encodes the operand size as either one byte or the full operation size, as shown in the table below.

w Field	Operand Size During 16-Bit Data Operations	Operand Size During 32-Bit Data Operations
0	8 Bits	8 Bits
1	16 Bits	32 Bits

## 9.2.3.2 ENCODING OF THE GENERAL REGISTER (reg) FIELD

The general register is specified by the reg field, which may appear in the primary opcode bytes, or as the reg field of the "mod r/m" byte, or as the r/m field of the "mod r/m" byte.

## Encoding of reg Field When w Field is not Present in Instruction

reg Field	Register Selected During 16-Bit Data Operations	Register Selected During 32-Bit Data Operations
000	AX	EAX
001	CX	ECX
010	DX	EDX
011	BX	EBX
100	SP	ESP
101	b BP Egeneti	EBP
101	SI	ESI
101	DI	EDI

## Encoding of reg Field When w Field is Present in Instruction

#### Register Specified by reg Field **During 16-Bit Data Operations: Function of w Field** reg (when w = 0) (when w = 1)000 AL AX 001 CL CX 010 DL DX BL 011 BX 100 AH SP 101 CH BP 110 DH SI 111 BH DI



Register Specified by reg Field During 32-Bit Data Operations		
ago str	Function of w Field	
reg	(when w = 0)	(when w = 1)
000	held enclass the op	EAX
001	CL	LON
010	DL Wolf	EDX
011	BL asilibi	EBX
100	AH MAG	ESP
101	CH	EBP
110	DH	ESI
111	ВН	EDI

### 9.2.3.3 ENCODING OF THE SEGMENT REGISTER (sreg) FIELD

The sreg field in certain instructions is a 2-bit field allowing one of the four 80286 segment registers to be specified. The sreg field in other instructions is a 3-bit field, allowing the Intel386 SX CPU FS and GS segment registers to be specified.

2-Bit srea2 Field

2-Bit sreg2 Field	Segment Register Selected
00	ES non
01	CS
10	SS
x 11	DS

### 3-Bit sreg3 Field

3-Bit sreg3 Field	Segment Register Selected
000	ES
001	CS
010	SS
011	DS
100	FS
101	GS
110	do not use
111	do not use

#### 9.2.3.4 ENCODING OF ADDRESS MODE

Except for special instructions, such as PUSH or POP, where the addressing mode is pre-determined, the addressing mode for the current instruction is specified by addressing bytes following the primary opcode. The primary addressing byte is the "mod r/m" byte, and a second byte of addressing information, the "s-i-b" (scale-index-base) byte, can be specified.

The s-i-b byte (scale-index-base byte) is specified when using 32-bit addressing mode and the "mod r/m" byte has r/m = 100 and mod = 00, 01 or 10. When the sib byte is present, the 32-bit addressing mode is a function of the mod, ss, index, and base fields.

The primary addressing byte, the "mod r/m" byte, also contains three bits (shown as TTT in Figure 8-1) sometimes used as an extension of the primary opcode. The three bits, however, may also be used as a register field (reg).

When calculating an effective address, either 16-bit addressing or 32-bit addressing is used. 16-bit addressing uses 16-bit address components to calculate the effective address while 32-bit addressing uses 32-bit address components to calculate the effective address. When 16-bit addressing is used, the "mod r/m" byte is interpreted as a 16-bit addressing mode specifier. When 32-bit addressing is used, the "mod r/m" byte is interpreted as a 32-bit addressing mode specifier.

Tables on the following three pages define all encodings of all 16-bit addressing modes and 32-bit addressing modes.

mod r/m	Effective Address
00 000	DS:[BX+SI]
00 001 - XOS	DS:[BX+DI]
00 010	SS:[BP+SI]
00 011	SS:[BP+DI]
00 100	DS:[SI]
00 101	DS:[DI]
00 110	DS:d16
00 111	DS:[BX]
01 000	DS:[BX+SI+d8]
01 001	DS:[BX+DI+d8]
01 010	SS:[BP+SI+d8]
01 011	SS:[BP+DI+d8]
01 100	DS:[SI+d8]
01 101	DS:[DI+d8]
01 110	SS:[BP+d8]
01 111	DS:[BX+d8]

mod r/m	Effective Address
10 000	DS:[BX+SI+d16]
10 001	DS:[BX+DI+d16]
10 010	SS:[BP+SI+d16]
10 011	SS:[BP+DI+d16]
10 100	DS:[SI+d16]
10 101	DS:[DI+d16]
10 110	SS:[BP+d16]
10 111	DS:[BX+d16]
11 000	register—see below
11 001	register—see below
11 010	register—see below
11 011	register—see below
11 100	register—see below
11 101	register—see below
11 110	register—see below
11 111	register—see below

Register Specified by r/m During 16-Bit Data Operations		
mod r/m	Function	of w Field
mod 17m	(when w=0)	(when w = 1)
11 000	AL	AX
11 001	CL	CX
11 010	DL	DX
11 011	BL	BX
11 100	AH	SP
11 101	CH	BP
11 110	DH	SI
11 111	ВН	DI

Register Specified by r/m During 32-Bit Data Operations		
mod r/m	Function of w Field	
modifini	(when w = 0)	(when w = 1)
11 000	AL	EAX
11 001	CL	ECX
11 010	DL	EDX
11 011	BL	EBX
11 100	AH	ESP
11 101	CH	EBP
11 110	DH	ESI
11 111	BH	EDI



(when w = 1)

AX

CX

DX

BX

SP

BP

SI

## Encoding of 32-bit Address Mode with "mod r/m" byte (no "s-i-b" byte present):

mod r/m	Effective Address
00 000	DS:[EAX]
00 001	DS:[ECX]
00 010	DS:[EDX]
00 011	DS:[EBX]
00 100	s-i-b is present
00 101	DS:d32
00 110	DS:[ESI]
00 111	DS:[EDI]
01 000	DS:[EAX+d8]
01 001	DS:[ECX+d8]
01 010	DS:[EDX+d8]
01 011	DS:[EBX+d8]
01 100	s-i-b is present
01 101	SS:[EBP+d8]
01 110	DS:[ESI+d8]
01 111	DS:[EDI+d8]

mod r/m	Effective Address
10 000	DS:[EAX+d32]
10 001	DS:[ECX+d32]
10 010	DS:[EDX+d32]
10 011	DS:[EBX+d32]
10 100	s-i-b is present
10 101	SS:[EBP+d32]
10 110	DS:[ESI+d32]
10 111	DS:[EDI+d32]
11 000	register—see below
11 001	register—see below
11 010	register—see below
11 011	register—see below
11 100	register—see below
11 101	register—see below
11 110	register—see below
11 111 8b + X8	register—see below

#### Register Specified by reg or r/m during 16-Bit Data Operations: function of w field mod r/m (when w = 0) 11 000 AL CL 11 001 DL 11 010 11 011 BL 11 100 AH CH 11 101 11 110 DH 11 111 DH

	ster Specified by r ng 32-Bit Data Ope	
mod r/m	function	of w field
	(when w = 0)	(when w = 1)
11 000	AL	EAX
11 001	CL	ECX
11 010	DL	EDX
11 011	BL	EBX
11 100	AH	ESP
11 101	CH	EBP
11 110	DH	ESI
11 111	BH	EDI



### Encoding of 32-bit Address Mode ("mod r/m" byte and "s-i-b" byte present):

mod base	Effective Address
00 000	DS:[EAX+(scaled index)]
00 001	DS:[ECX+(scaled index)]
00 010	DS:[EDX+(scaled index)]
00 011	DS:[EBX+(scaled index)]
00 100	SS:[ESP+(scaled index)]
00 101	DS:[d32+(scaled index)]
00 110	DS:[ESI+(scaled index)]
00 111	DS:[EDI+(scaled index)]
01 000	DS:[EAX+(scaled index)+d8]
01 001	DS:[ECX+(scaled index)+d8]
01 010	DS:[EDX+(scaled index)+d8]
01 011	DS:[EBX+(scaled index)+d8]
01 100	SS:[ESP+(scaled index)+d8]
01 101	SS:[EBP+(scaled index)+d8]
01 110	DS:[ESI+(scaled index)+d8]
01 111	DS:[EDI+(scaled index)+d8]
10 000	DS:[EAX+(scaled index)+d32]
10 001	DS:[ECX+(scaled index)+d32]
10 010	DS:[EDX + (scaled index) + d32]
10 011	DS:[EBX + (scaled index) + d32]
10 100	SS:[ESP+(scaled index)+d32]
10 101	SS:[EBP+(scaled index)+d32]
10 110	DS:[ESI+(scaled index)+d32]
10 111	DS:[EDI+(scaled index)+d32]

	SS	Scale Factor	
nevi i	00	nt to indical fx anich coeran	
	01	mitaeb entre x2 w bris como	
	10	x4	
	11	x8	

index	Index Register
000	EAX
001	ECX
010	EDX
011	EBX
100	no index reg**
101	EBP
110	MAN AND ESI ON A RES
111	EDI

\*\*IMPORTANT NOTE:

When index field is 100, indicating "no index register," then ss field MUST equal 00. If index is 100 and ss does not equal 00, the effective address is undefined.

#### NOTE

Mod field in "mod r/m" byte; ss, index, base fields in "s-i-b" byte.



## 9.2.3.5 ENCODING OF OPERATION DIRECTION (d) FIELD

In many two-operand instructions the difield is present to indicate which operand is considered the source and which is the destination.

d	Direction of Operation
0	Register/Memory < Register "reg" Field Indicates Source Operand; "mod r/m" or "mod ss index base" Indicates Destination Operand
1	Register < Register/Memory "reg" Field Indicates Destination Operand; "mod r/m" or "mod ss index base" Indicates Source Operand

## 9.2.3.6 ENCODING OF SIGN-EXTEND (s) FIELD

The s field occurs primarily to instructions with immediate data fields. The s field has an effect only if the size of the immediate data is 8 bits and is being placed in a 16-bit or 32-bit destination.

S	Effect on Immediate Data8	Effect on Immediate Data 16 32
0	None	None
1	Sign-Extend Data8 to Fill 16-Bit or 32-Bit Destination	None

## 9.2.3.7 ENCODING OF CONDITIONAL TEST (tttn) FIELD

For the conditional instructions (conditional jumps and set on condition), tttn is encoded with n indicating to use the condition (n=0) or its negation (n=1), and ttt giving the condition to test.

Mnemonic	Condition	tttn
0	Overflow	0000
NO	No Overflow	0001
B/NAE	Below/Not Above or Equal	0010
NB/AE	Not Below/Above or Equal	0011
E/Z	Equal/Zero XON AO	0100
NE/NZ	Not Equal/Not Zero	0101
BE/NA	Below or Equal/Not Above	0110
NBE/A	Not Below or Equal/Above	0111
S	Sign	1000
NS	Not Sign	1001
P/PE	Parity/Parity Even	1010
NP/PO	Not Parity/Parity Odd	1011
L/NGE	Less Than/Not Greater or Equal	1100
NL/GE	Not Less Than/Greater or Equal	1101
LE/NG	Less Than or Equal/Greater Than	1110
NLE/G	Not Less or Equal/Greater Than	1111

### 9.2.3.8 ENCODING OF CONTROL OR DEBUG OR TEST REGISTER (eee) FIELD

For the loading and storing of the Control, Debug and Test registers.

### When Interpreted as Control Register Field

eee Code	Reg Name
000	CR0
010	CR2
011	CR3

### When Interpreted as Debug Register Field

eee Code	Reg Name
000	DR0
001	DR1
010	DR2
011	DR3
110	DR6
111	DR7

### When Interpreted as Test Register Field

eee Code	Reg Name
110	TR6
111	TR7



### DATA SHEET REVISION REVIEW

The following list represents key differences between this data sheet and the -007 version of the Intel386<sup>TM</sup> SX microprocessor data sheet. Please review the summary carefully.

- 1. Table 5.7, E-Step revision identifier is added.
- 2. Table 7.3, I<sub>CC</sub> supply current for CLK2 = 40 MHz with 20 MHz Intel386 SX has a typical I<sub>CC</sub> of 180 mA.
- 3. Table 7.5, t<sub>4</sub> CLK2 fall time and t<sub>5</sub> CLK2 rise time have no minimum time for all speeds but maximum time for all speeds is 8 ns.
- 4. Figure 7.11, CHMOS III characteristics for typical I<sub>CC</sub> has been taken out.

1




## Intel387™ SX MATH COPROCESSOR

- New Automatic Power Management
  - Low Power Consumption
  - Typically 100 mA in Dynamic Mode, and 4 mA in Idle Mode
- Socket Compatible with Intel387 Family of Math CoProcessors
  - Hardware and Software Compatible
  - Supported by Over 2100 Commercial Software Packages
  - 10% to 15% Performance Increase on Whetstone and Livermore Benchmarks

- Compatible with the Intel386™ SX Microprocessor
  - Extends CPU Instruction Set to Include Trigonometric, Logarithmic, and Exponential
- High Performance 80-Bit Internal Architecture
- Implements ANSI/IEEE Standard 754-1985 for Binary Floating-Point Arithmetic
- Available in a 68-Pin PLCC Package
  See Intel Packaging Specification, Order #231369

The Intel387<sup>TM</sup> SX Math CoProcessor is an extension to the Intel386<sup>TM</sup> SX microprocessor architecture. The combination of the Intel387<sup>TM</sup> SX with the Intel386<sup>TM</sup> SX microprocessor dramatically increases the processing speed of computer application software that utilizes high performance floating-point operations. An internal Power Management Unit enables the Intel387<sup>TM</sup> SX to perform these floating-point operations while maintaining very low power consumption for portable and desktop applications. The internal Power Management Unit effectively reduces power consumption by 95% when the device is idle.

The Intel387<sup>TM</sup> SX Math CoProcessor is available in a 68-pin PLCC package, and is manufactured on Intel's advanced 1.0 micron CHMOS IV technology.



240225-22

## 1

## Intel387™ SX Math CoProcessor

CONTENTS	CONTENTS
1.0 PIN ASSIGNMENT       1-420         1.1 Pin Description Table       1-421         2.0 FUNCTIONAL DESCRIPTION       1-422         2.1 Feature List       1-422         2.2 Math CoProcessor Architecture       1-422         2.3 Power Management       1-423         2.3.1 Dynamic Mode       1-423         2.3.2 Idle Mode       1-423         2.4 Compatibility       1-423         2.5 Performance       1-423         3.0 PROGRAMMING INTERFACE       1-424         3.1 Instruction Set       1-424         3.1.1 Data Transfer Instructions       1-424         3.1.2 Arithmetic Instructions       1-424         3.1.3 Comparison Instructions       1-425         3.1.4 Transcendental Instructions       1-425         3.1.5 Load Constant Instructions       1-425         3.1.6 Processor Instructions       1-426         3.2 Register Set       1-426         3.2.1 Status Word (SW) Register       1-427	4.0 HARDWARE SYSTEM INTERFACE 1-436  4.1 Signal Description 1-437  4.1.1 Intel386 CPU Clock 2 (CPUCLK2) 1-437  4.1.2 Intel387 Math CoProcessor Clock 2 (NUMCLK2) 1-437  4.1.3 Clocking Mode (CKM) 1-438  4.1.4 System Reset (RESETIN) 1-438  4.1.5 Processor Request (PEREQ) 1-438  4.1.6 Busy Status (BUSY #) 1-438  4.1.7 Error Status (ERROR #) 1-438  4.1.8 Data Pins (D15-D0) 1-438  4.1.9 Write/Read Bus Cycle (W/R #) 1-438  4.1.10 Address Stobe (ADS #) 1-438  4.1.11 Bus Ready Input (READY #) 1-439  4.1.12 Ready Output (READY O#) 1-439  4.1.13 Status Enable (STEN) 1-439  4.1.14 Math CoProcessor Select 1 (NPS1 #) 1-439  4.1.15 Math CoProcessor Select 2
3.1.4 Transcendental Instructions	4.1.11 Bus Ready Input (READY#)

CONTENTS	CONTENTS
4.4 Bus Cycles	7.0 ELECTRICAL CHARACTERISTICS
4.4.2 CPU/Math CoProcessor	7.1 Absolute Maximum Ratings 1-448
Synchronization 1-442	7.2 D.C. Characteristics 1-449
4.4.3 Synchronous/Asynchronous	7.3 A.C. Characteristics 1-450
Modes	8.0 Intel387 SX MATH COPROCESSOR INSTRUCTION SET
5.0 BUS OPERATION	APPENDIX A—Intel387 SX MATH COPROCESSOR COMPATIBILITY 1-460
5.1 Non-pipelined Bus Cycles 1-443	A.1 8087/80287 Compatibility 1-460
5.1.1 Write Cycle 1-443	A.1.1 General Differences 1-460
5.1.2 Read Cycle 1-444	A.1.2 Exceptions1-461
5.2 Pipelined Bus Cycles	APPENDIX B—COMPATIBILITY BETWEEN THE 80287 AND 8087 MATH COPROCESSOR
6.0 PACKAGE SPECIFICATIONS 1-448	
6.1 Mechanical Specifications 1-448	
6.2 Thermal Specifications 1-448	
4.1.12 Ready Output (READYO*)	

FIGURES		STO LEGISTIC S	Waveform and
Figure 1-1	Intel387 SX Math CoProcessor Pinout 1-420		Waveform and Measurement Points for Input/Output
Figure 2-1	Intel387 SX Math CoProcessor Block Diagram	Figure 7-3	Output Signals 1-453
		Figure 7-4	Input and I/O Signals 1-454
Figure 3-1	Intel 386 SX CPU and	Figure 7-5	RESET Signal 1-454
rigule 3-1	Intel387 Math CoProcessor Register Set1-426	Figure 7-6	Float from STEN 1-455
		Figure 7-7	Other Parameters 1-455
Figure 3-2	Status Word 1-427	TABLES	
Figure 3-3	Control Word 1-430		Din Cross Reference
Figure 3-4	Tag Word Register 1-431	Table 1-1	Pin Cross Reference— Functional Grouping 1-420
Figure 3-5	Instruction and Data Pointer Image in Memory, 32-Bit Protected Mode Format 1-432	Table 3-1	Condition Code Interpretation 1-428
Figure 3-6	Instruction and Data Pointer Image in Memory, 16-Bit	Table 3-2	Condition Code Interpretation after FPREM and FPREM1 Instructions
Figure 3-7	Protected Mode Format 1-432 Instruction and Data Pointer Image in Memory, 32-Bit	Table 3-3	Condition Code Resulting from Comparison 1-429
Figure 0.0	Real Mode Format 1-432	Table 3-4	Condition Code Defining Operand Class 1-429
Figure 3-8	Instruction and Data Pointer Image in Memory, 16-Bit Real Mode Format 1-433	Table 3-5	Mapping Condition Codes to Intel386 CPU Flag Bits 1-429
Figure 4-1	Intel386 SX CPU and Intel387 SX Math CoProcessor System Configuration	Table 3-6	Intel387 SX Math CoProcessor Data Type Representation in Memory
Figure 5-1	Bus State Diagram 1-443	Table 3-7	CPU Interrupt Vectors
Figure 5-2	Non-Pipelined Read and Write Cycles 1-444		COF100633011-4
Figure 5-3	Fastest Transition to and from Pipelined Cycles 1-445	Table 3-8	Intel387 SX Math CoProcessor Exceptions 1-435
Figure 5-4	Pipelined Cycles with Wait	Table 4-1	Pin Summary 1-437
Sã	States 1-446	Table 4-2	Output Pin Status during Reset1-438
Figure 5-5	BUSY# and PEREQ Timing Relationship1-447	Table 4-3	Bus Cycle Definition 1-441
Figure 7-1a	Typical Output Valid Delay vs Load Capacitance at Max	Table 6-1	Thermal Resistances (°C/Watt) $\theta_{JC}$ and $\theta_{JA}$ 1-448
Figure 7-1b	Operating Temperature 1-452 Typical Output Slew Time vs	Table 6-2	Maximum T <sub>A</sub> at Various Airflows1-448
	Load Capacitance at Max	Table 7-1	D.C. Specifications 1-449
Figure 7-1c	Operating Temperature 1-452  Maximum I <sub>CC</sub> vs  Frequency	Table 7-2a	Timing Requirements of the Bus Interface Unit 1-450
		Table 7-2b	Timing Requirements of the Execution Unit1-451
		Table 7-2c	Other AC Parameters 1-451
		Table 8-1	Instruction Formats 1-456



# 1.0 PIN ASSIGNMENT

The Intel387 SX Math CoProcessor pinout as viewed from the top side of the component is shown in Figure 1-1.  $V_{CC}$  and  $V_{SS}$  (GND) connections must be made to multiple pins. The circuit board should

include  $V_{CC}$  and  $V_{SS}$  planes for power distribution and all  $V_{CC}$  and  $V_{SS}$  pins must be connected to the appropriate plane.

### NOTE:

Pins identified as N.C. should remain completely unconnected.




Figure 1-1. Intel387TM SX Math CoProcessor Pinout

Table 1-1. Pin Cross Reference—Functional Grouping

BUSY#	36	D00	19	Vcc	4	Vss	5	N.C.	1
PEREQ	56	D01	20		9	na of noit	14	Heart 8-	10
ERROR#	35	D02	23		13	Cycles	21	THOUGH IN	17
ADS# CMD0# NPS1# NPS2 STEN	47 48 44 45 40	D03 D04 D05 D06 D07 D08	8 7 6 3 2 24		22 26 31 33 37 39	es with W EREQ TI Valid De	25 27 32 34 38 42	Fipell State State Fig. BUSy Relat	18 52 65 67 68
W/R#	41	D09	28		43	e eonsk e enderege	55	ou sv negO	
READY# READYO#	49 57	D10 D11 D12	29 30 16		46 50 58	Slow Tin	60 61 63	-1b Typic Load	
CKM CPUCLK2 NUMCLK2	59 54 53	D13 D14 D15	15 12 11		62 64	3V	66	-1c Maxii Frequ	
RESETIN	51	Execution Officer AC	ble 7-2¢						



# 1.1 Pin Description Table

The following table lists a brief description of each pin on the Intel387 SX Math CoProcessor. For a more complete description refer to Section 4.1 Signal Description. The following definitions are used in these descriptions:

- # The signal is active LOW.
- I Input Signal
- O Output Signal
- I/O Input and Output Signal

Symbol	Туре	Name and Function and sales and politiques in
ADS#	Alter	ADDRESS STROBE indicates that the address and bus cycle definition is valid.
BUSY#	0	BUSY indicates that the Math CoProcessor is currently executing an instruction.
CKM	1	CLOCKING MODE is used to select synchronous or asynchronous clock modes.
CMD0	or Arch	COMMAND determines whether an opcode or operand are being sent to the Math CoProcessor. During a read cycle it indicates which register group is being read.
CPUCLK2	lectorni kotozni b	CPU CLOCK input provides the timing for the bus interface unit and the execution unit in synchronous mode.
D15-D0	1/0	DATA BUS is used to transfer instructions and data between the Math CoProcessor and CPU.
ERROR#	0	ERROR signals that an unmasked exception has occurred.
NC exposes of the second secon	oln <del>) U</del> nil na Powar unity and	NO CONNECT should always remain unconnected. Connection of a N.C. pin may cause the Math CoProcessor to malfunction or be incompatible with future steppings.
NPS1#	1	NPX SELECT 1 is used to select the Math CoProcessor.
NPS2	1	NPX SELECT 2 is used to select the Math CoProcessor.
NUMCLK2	l l	NUMERICS CLOCK is used in asynchronous mode to drive the Floating Point Execution Unit.
PEREQ	0	PROCESSOR EXTENSION REQUEST signals the CPU that the Math CoProcessor is ready for data transfer to/from its FIFO.
READY#	70-6-51	READY indicates that the bus cycle is being terminated.
READYO#	0	<b>READY OUT</b> signals the CPU that the Math CoProcessor is terminating the bus cycle.
RESETIN		SYSTEM RESET terminates any operation in progress and forces the Math CoProcessor to enter a dormant state.
STEN	1 1	STATUS ENABLE serves as a master chip select for the Math CoProcessor. When inactive, this pin forces all outputs and bi-directional pins into a floating state.
W/R#	1	WRITE/READ indicates whether the CPU bus cycle in progress is a read or a write cycle.
Vcc	1	SYSTEM POWER provides the +5V nominal D.C. supply input.
V <sub>SS</sub>	1	SYSTEM GROUND provides the 0V connection from which all inputs and outputs are measured.



### 2.0 FUNCTIONAL DESCRIPTION

The Intel387 SX Math CoProcessor is designed to support the Intel386 SX Microprocessor and effectively extend the CPU architecture by providing fast execution of arithmetic instructions and transcendental functions. This component contains internal power management circuitry for reduced active power dissipation and an automatic idle mode.

### 2.1 Feature List

- New power saving design provides low power dissipation in active and idle modes.
- Higher Performance, 10%-25% higher benchmark performance than the original Intel387 SX Math CoProcessor.
- High Performance 84-bit Internal Architecture
- Eight 80-bit Numeric Registers, usable as individually addressable general registers or as a register stack.
- Full-range transcendental operations for SINE, COSINE, TANGENT, ARCTANGENT, and LOG-ARITHM.
- Programmable rounding modes and notification of rounding effects.
- Exception reporting either by software polling or hardware interrupts.
- · Fully compatible with the SX Microprocessors.

- Expands Intel386 SX CPU data types to include 32-bit, 64-bit, and 80-bit Floating Point; 32-bit and 64-bit Integers; and 18 Digit BCD Operands.
- Directly extends the Intel386 SX CPU Instruction Set to trigonometric, logarithmic, exponential, and arithmetic functions for all data types.
- Operates independently of Real, Protected, and Virtual-86 Modes of the Intel386 SX Microprocessors
- Fully compatible with the Intel387 SL Mobile and DX Math CoProcessors. Implements all Intel387 Math CoProcessor architectural enhancements over 8087 and 80287.
- Implements ANSI/IEEE Standard 754-1985 for binary floating point arithmetic.
- Upward Object Code compatible from 8087 and 80287.

## 2.2 Math CoProcessor Architecture

As shown in Figure 2-1, the Intel387 SX Math Co-Processor is internally divided into four sections; the Bus Control Logic, the Data Interface and Control Logic, the Floating Point Unit, and the Power Management Unit. The Bus Control Logic is responsible for the CPU bus tracking and interface. The Data Interface and Control Unit latches data and decodes instructions. The Floating Point Unit executes the mathematical instructions. The Power Management Unit is new to the Intel387 family and is the nucleus




Figure 2-1. Intel387™ SX Math CoProcessor Block Diagram



of the static architecture. It is responsible for shutting down idle sections of the device to save power.

Microprocessor/Math CoProcessor Interface

The Intel386 CPU interprets the pattern 11011B in most significant five bits of an instruction as an opcode intended for a math coprocessor. Instructions thus marked are called ESCAPE or ESC instructions. Upon decoding the instruction as an ESC instruction, the Intel386 CPU transfers the opcode to the math coprocessor through an I/O write cycle at a dedicated address (8000F8H) outside the normal programmed I/O address range. The math coprocessor has dedicated output signals for controlling the data transfer and notifying the CPU if the Math CoProcessor is busy or that a floating point error has occurred.

# 2.3 Power Management

The Intel387 SX Math CoProcessor offers two modes of power management; dynamic and idle.

# 2.3.1 DYNAMIC MODE

*Dynamic Mode* is when the device is executing an instruction. Using Intel's CHMOS IV technology, the Intel387 SX Math CoProcessor draws considerably less power than its predecessor. The active power supply current is reduced to approximately 100 mA at 20 MHz and provides low case temperatures.

#### 2.3.2 IDLE MODE

When an instruction is not being executed, the Intel387 SX Math CoProcessor will automatically change to *Idle Mode*. Three clocks after completion of the previous instruction, the internal power manager shuts down the floating point execution unit and all non-essential circuitry. Only portions of the Bus Interface Unit remain active to monitor the CPU bus activity and to accept the next instruction when it is transferred. When the CPU transfers the next instruction to the Math CoProcessor, the Intel387 SX

Math CoProcessor accepts the instruction and ramps the internal core within one clock so there is no impact to performance or throughput. In idle mode, the Intel387 SX Math CoProcessor draws typically 4 mA of current and reduces case temperature to near ambient.

# NOTE:

In asynchronous clock mode (CKM = 0), the internal idle mode is disabled.

# 2.4 Compatibility

The Intel387 SX Math CoProcessor is compatible with the Intel387 SL Mobile Math CoProcessor. Due to the increased performance and internal pipelining effects, diagnostic programs should never use instruction execution time for test purposes.

# 2.5 Performance

The increased performance of floating point calculations can be attributed to the 84-bit architecture and floating point processor. For the CPU to execute floating point calculations requires very long software emulation methods with reduced resolution and accuracy. The performance of the Intel387 SX Math CoProcessor has been further enhanced through improvements in the internal microcode and through internal architectural changes. These refinements will increase Whetstone benchmarks by approximately 10% to 25% over the original Intel387 SX Math CoProcessor.

Real performance, however, should be measured with application software. Depending upon software coding, system overhead, and percentage of floating point instructions, performance can vary significantly.



### 3.0 PROGRAMMING INTERFACE

The Intel387 SX Math CoProcessor effectively extends to an Intel386 Microprocessor system additional instructions, registers, data types, and interrupts specifically designed to facilitate high-speed floating point processing. All communication between the CPU and the Math CoProcessor is transparent to applications software. The CPU automatically controls the Math CoProcessor whenever a numerics instruction is executed. All physical memory and virtual memory of the CPU are available for storage of the instructions and operands of programs that use the Math CoProcessor. All memory addressing modes, including use of displacement, base register, index register, and scaling are available for addressing numerical operands.

The Intel387 SX Math CoProcessor is software compatible with the Intel387 DX Math CoProcessors and supports all applications written for the Intel386 CPU and Intel387 Math CoProcessors.

### 3.1 Instruction Set

The Intel386 CPU interprets the pattern 11011B in most significant five bits of an instruction as an opcode intended for a math coprocessor. Instructions thus marked are called ESCAPE or ESC instruction.

The typical Math CoProcessor instruction accepts one or two operands and produces one or sometimes two results. In two-operand instructions, one operand is the contents of the Math CoProcessor register, while the other may be a memory location. The operands of some instructions are predefined; for example, FSQRT always takes the square root of the number in the top stack element.

The Intel387 SX Math CoProcessor instruction set can be divided into six groups. The following sections gives a brief description of each instruction. Section 8.0 defines the instruction format and byte fields. Further details can be obtained from the Intel387 User's Manual, Programmer's Reference, Order #231917.

## 3.1.1 DATA TRANSFER INSTRUCTIONS

The class includes the operations that load, store, and convert operands of any support data types.

#### Real Transfers

FLD Load Real (single, double, extended)

FST Store Real (single, double)

FSTP Store Real and pop (single, double, ex-

tended)

**FXCH** Exchange registers

## Integer Transfers

FILD Load (convert from) Integer (word, short,

FIST Store (convert to) Integer (word, short)

FISTP Store (convert to) Integer and pop (word, short, long)

# Packed Decimal Transfers

FBLD Load (convert from) packed decimal FBSTP Store packed decimal and pop

#### 3.1.2 ARITHMETIC INSTRUCTIONS

This class of instructions provide variations on the basic add, subtract, multiply, and divide operations and a number of other basic arithmetic operations. Operands may reside in registers or one operand may reside in memory.

### Addition to the second second

FADD Add Real

FADDP Add Real and pop

FIADD Add Integer

#### Subtraction

FSUB Subtract Real

FSUBP Subtract Real and pop

FISUB Subtract Integer

FSUBR Subtract Real reversed

FSUBRP Subtract Real reversed and pop

FISUBR Subtract Integer reversed

### 

FMUL Multiply Real

FMULP Multiply Real and pop

FIMUL Multiply Integer

#### Division

FDIV Divide Real

FDIVP Divide Real and pop

FIDIV Divide Integer

FDIVR Divide Real reversed

FDIVRP Divide Real reversed and pop

FIDIVR Divide Integer reversed



### Other Operations

**FSQRT** Square Root

FSCALE Scale

**FPREM** Partial Remainder

FPREM1 IEEE standard partial remainder

FRNDINT Round to Integer

**FXTRACT Extract Exponent and Significand** 

FABS Absolute Value **FCHS** Change sign

### 3.1.3 COMPARISON INSTRUCTION

Instructions of this class allow comparison of numbers of all supported real and integer data types. Each of these instructions analyzes the top stack element often in relationship to another operand and reports the result as a condition code in the status word.

**FCOM** Compare Real

**FCOMP** Compare Real and pop

**FCOMPP** Compare Real and pop twice

FUCOM. Unordered compare Real

FUCOMP Unordered compare Real and pop

FUCOMPP Unordered compare Real and pop

twice

FICOM

Compare Integer **FICOMP** Compare Integer and pop

FTST

Test **FXAM** Examine

### 3.1.4 TRANSCENDENTAL INSTRUCTIONS

This group of the Intel387 operations includes trigonometric, inverse trigonometric, logarithmic and exponential functions. The transcendental operate on the top one or two stack elements, and they return their results to the stack. The trigonometric operations assume their arguments are expressed in radians. The logarithmic and exponential operations work in base 2.

FSIN Sine

**FCOS** Cosine

FSINCOS Sine and cosine

**FPTAN** Tangent

**FPATAN** Arctangent of ST(1)/ST

F2XM1 2x-1

FYL2X Y \* log<sub>2</sub>X

FYL2XP1 Y \*  $log_2(X + 1)$ 

# 3.1.5 LOAD CONSTANT INSTRUCTIONS

Each of these instructions loads (pushes) a commonly used constant onto the stack. The constants have extended real values nearest to the infinitely precise numbers. The only error that can be generated is an Invalid Exception if a stack overflow oc-

FLDZ Load +0.0

FLD1 Load + 1.0

FLDPI Load T

FLDL2T Load log<sub>2</sub> 10

FLDL2E Load log2e

FLDLG2 Load log102

FLDLN2 Load loge2



### 3.1.6 PROCESSOR INSTRUCTIONS (ADMINISTRATIVE)

FINIT Initialize Math CoProcessor **FLDCW** Load Control Word **FSTCW** Store Control Word FLDCW Load Status Word FSTSW Store Status Word FSTSW AX Store Status Word to AX register

FCLEX Clear Exceptions Store Environment **FSTENV FLDENV** Load Environment **FSAVE** Save State

FRSTOR **Restore State** 

FINCSTP Increment Stack pointer **FDECSTP** Decrement Stack pointer

**FFREE** Free Register FNOP No Operation

**FWAIT** Report Math CoProcessor Error

# 3.2 Register Set

Figure 3-1 shows the Intel387 SX Math CoProcessor register set. When a Math CoProcessor is present in a system, programmers may use these registers in addition to the registers normally available on the




Figure 3-1. Intel386™ CPU and Intel387™ Math CoProcessor Register Set



### 3.2.1 STATUS WORD (SW) REGISTER

The 16-bit status word (in the status register) shown in Figure 3-2 reflects the overall state of the Math CoProcessor. It can be read and inspected by programs using the FSTSW memory or FSTSW AX instructions.

Bit 15, the Busy bit (B) is included for 8087 compatibility only. It always has the same value as the Error Summary bit (ES, bit 7 of status word); it does not indicate the status of the BUSY# output of the Math CoProcessor.

Bits 13–11 (TOP) serves as the pointer to the Math CoProcessor data register that is the current Top-Of-Stack. The significance of the stack top is described in Section 3.2.5 Data Registers.

The four numeric condition code bits ( $C_3-C_0$ , Bit 14, 10-8) are similar to the flags in a CPU; instructions that perform arithmetic operations update these bits to reflect the outcome. The effects of the instructions on the condition code are summarized in Tables 3-1 through 3-4. These condition code bits are used principally for conditional branching. The FSTSW AX instructions stores the Math CoProcessor status word directly to the CPU AX register, allowing the condition codes to be inspected efficiently by Intel386 CPU code. The Intel386 CPU SAHF instruction can copy  $C_3-C_0$  directly to the flag bits to simplify conditional branching. Table 3-5 shows the mapping of these bits to the Intel386 CPU flag bits.

Bit 7 is the error summary (ES) status bit. This bit is set if any unmasked exception bit is set; it is clear otherwise. If this bit is set, the ERROR# signal is asserted.

Bit 6 is the stack flag (SF). This bit is used to distinguish invalid operations due to stack overflow or underflow from other kinds of invalid operations. When SF is set, bit 9 ( $C_1$ ) distinguishes between stack overflow ( $C_1 = 1$ ) or underflow ( $C_1 = 0$ ).

Bit 5-0 are the six exception flags of the status word and are set to indicate that during an instruction execution the Math CoProcessor has detected one of six possible exception conditions since these status bits were last cleared or reset. Section 3.5 entitled Exception Handling explains how they are set and used.

The exception flags are "sticky" bits and can only be cleared by the instructions FINIT, FCLEX, FLDENV, FSAVE, and FRSTOR. Note that when a new value is loaded into the status word by the FLDENV or FRSTOR instruction, the value of ES (bit 7) and B (bit 15) are not derived from the values loaded from memory but rather are dependent upon the values of the exception flags (bits 5–0) in the status word and their corresponding masks in the control word. If ES is set in such a case, the ERROR# output of the Math CoProcessor is activated immediately.




Figure 3-2. Status Word



Table 3-1. Condition Code Interpretation

Instructi	on	C0 (S)	C3 (Z)	C1 (A)	C2 (C)			
FPREM, FPRI (see Table	3-2)	Thre Q2	ee least significant b of quotient Q0	Q1 or O/U#	Reduction 0 = complete 1 = incomplete			
FCOM, FCOM FCOMPP, FT FUCOM, FUC FUCOMPP, F FICOMP	ST, OMP,	Result of (see T	comparison able 3-3)	Zero or O/U#	Operand is not comparable (Table 3-3)			
FXAM	o reset, Sec Quine Naw 1	Opera (see T	nd class able 3-4)	Sign or O/U#	Operand class (Table 3-4)			
FCHS, FABS, FINCSTP, FD Constant load FXTRACT, FL FILD, FBLD, FSTP (ext rea	ECSTP, ls, .D,	en de UNDI	EFINED	Zero or O/U#	UNDEFINED			
FSTP, FADD, FDIV, FDIVR,	ST, FMUL, R, QRT, (M1,	UNDI	EFINED THE STATE OF THE STATE O	Roundup or O/U#	UNDEFINED			
FPTAN, FSIN FCOS, FSINC	SECTION AND PERSONS ASSESSMENT OF THE PERSON AND PARTY.	UNDI	EFINED	Roundup or O/U#, undefined if C2 = 1	Reduction 0 = complete 1 = incomplete			
FLDENV, FR	STOR	110131014	Each bit loade	ed from memory				
FLDCW, FST FSTCW, FST FCLEX, FINIT FSAVE	SW,		UNDEFINED					
O/U# Reduction Roundup	distinguishes  If FPREM or complete. W remainder, w FSINCOS, tt case the orig	s between stack of FPREM1 production is which can be used to reduction bit is ginal operand remember bit of the status.	overflow (C1 = 1) and ces a remainder that incomplete the value as input to further set if the operand a hains at the top of the	d underflow (C1 = at is less than the lue at the top of reduction. For FPT at the top of the state stack.	ack exception, this bit 0).  modulus, reduction is the stack is a partial AN, FSIN, FCOS, and ack is too large. In this the last rounding in the			
	III SUUCIOII W	as apwaru.						

Condition	on Code	geng pride	Interpretation after FPREM and FPRE				
C3	C1	CO	yd bulselaz	era laff endido ghiesaco o latevas f			
X and FSC	limetic place	X POLICE	fu	omplete Reduction: urther interation required or complete reduction			
Q1	Q0	Q2	Q MOD8	lew outer pro of the conformation of b			
0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 10 0 10 10 10 10 10 10 10 10 10 10 10	0 0 0 0 1	0 1 2 3 4 5	Complete Reduction: C0, C3, C1 contain three least significant bits of quotient			
	C3	X X	C3         C1         C0           X         X         X           Q1         Q0         Q2           0         0         0	C3         C1         C0           X         X         X           Q1         Q0         Q2         Q MOD8           0         0         0         0			


**Table 3-3. Condition Code Resulting from Comparison** 

Order	C3	C2	CO
TOP > Operand	8 0 mg	0	0
TOP < Operand	0	bas o sea	go edit
TOP = Operand	1 100	0	0
Unordered	1	anosta nieni	1

**Table 3-4. Condition Code Defining Operand Class** 

C3	C2	C1	CO	Value at TOP
0	0	0	0	+ Unsupported
0	0	0	1	+ NaN
0	0	1	0	- Unsupported
0	0	1	1	- NaN
0.	1	0	0	+ Normal
0	1	0	1	+ Infinity
0	1	N N TO N	0	- Normal
0	1	1	1	- Infinity
1	0	0	0	+0
1	0	0	1	+ Empty
. 1	0	1	0	- 0
H 81 HEER	0	1	1	- Empty
1	SAJORA 1	0	0	+ Denormal
THE 18	тиот тели	1	0	- Denormal

Table 3-5 Mapping Condition Codes to Intel386™ CPU Flag Bits





### 3.2.2 CONTROL WORD (CW) REGISTER

The Math CoProcessor provides the programmer with several processing options that are selected by loading a control word from memory into the control register. Figure 3-3 show the format and encoding of fields in the control word.

The low-order byte of the control word register is used to configure the exception masking. Bits 5–0 of the control word contain individual masks for each of the six exceptions that the Math CoProcessor recognizes. See Section 3.5, Exception Handling, for further explanation on the exception control and definition.

The high-order byte of the control word is used to configure the Math CoProcessor operating mode, including precision, rounding and infinity control.

• The rounding control (RC) field (bits 11–10) provide for directed rounding and true chop, as well as the unbiased round to nearest even mode specified in the IEEE standard. Rounding control affects only those instructions that perform rounding at the end of the operation (and thus can generate a precision exception); namely, FST, FSTP, FIST, all arithmetic instructions (except FPREM, FPREM1, FXTRACT, FABS, and FCHS) and all transcendental instructions.

- The precision control (PC) field (bits 9–8) can be used to set the Math CoProcessor internal operating precision of the significand at less than the default of 64 bits (extended precision). This can be useful in providing compatibility with early generation arithmetic processors of smaller precision. PC affects only the instructions FADD, FSUB(R), FMUL, FDIV(R), and FSQRT. For all other instructions, either the precision is determined by the opcode or extended precision is used.
- The "infinity control bit" (bit 12) is not meaningful to the Intel387 SX Math CoProcessor and programs must ignore its value. To maintain compatibility with the 8087 and 80287 (non-387 core), this bit can be programmed, however, regardless of its value the Intel387 SX Math CoProcessor always treats infinity in the affine sense (-∞ < +∞). This bit is initialized to zero both after a hardware reset and after FINIT instruction.</p>

All other bits are reserved and should not be programmed, to assure compatibility with future processors.




Figure 3-3. Control Word



#### 3.2.3 DATA REGISTER

Intel387 SX Math CoProcessor data register set consists of eight registers (R0-R7) which are treated as both a stack and a general register file. Each of these data registers in the Math CoProcessor is 80 bits wide and is divided into fields corresponding to the Math CoProcessor's extended-precision real data type, which is used for internal calculations.

The Math CoProcessor register set can be accessed either as a stack, with instructions operating on the top one or two stack elements, or as individually addressable registers. The TOP field in the status word identifies the current top-of-stack register. A "push" operation decrements TOP by one and loads a value into the new top register. A "store and pop" operation stores the value from the current top register into memory and then increments TOP by one. The Math CoProcessor register stack grows "down" toward lower-addressed registers.

Most of the Intel387 SX Math CoProcessor operations use the register stack as the operand(s) and/or as a place to store the result. Instructions may address the data register either implicitly or explicitly. Many instructions operate on the register at the top of the stack. These instructions implicitly address the register at which TOP points. Other instructions allow the programmer to explicitly specify which register to use. Explicit register addressing is also relative to TOP (where ST denotes the current stack top and ST(i) refers to the i'th register from the ST in the stack so the real register address in computed as ST+i).

### 3.2.4 TAG WORD (TW) REGISTER

The tag word marks the content of each numeric data register, as Figure 3-4 shows. Each two-bit tag represents one of the eight data register. The princi-

pal function of the tag word is to optimize the Math CoProcessor's performance and stack handling by making it possible to distinguish between empty and non-empty register locations. It also enables exception handlers to identify special values (e.g. NaNs or denormals) in the contents of a stack location without the need to perform complex decoding of the actual data.

#### 3.2.5 INSTRUCTION AND DATA POINTERS

Because the Math CoProcessor operates in parallel with the CPU, any exceptions detected by the Math CoProcessor may be reported after the CPU has executed the ESC instruction which caused it. To allow identification of the numeric instruction which caused the exception, the Intel386 Microprocessor contains registers that aid in diagnosis. These registers supply the address of the failing instruction and the address of its numeric memory operand (if appropriate).

The instruction and data pointers are provided for user-written exception handlers. These registers are located in the CPU, but appear to be located in the Math CoProcessor because they are accessed by the ESC instructions FLDENV, FSTENV, FSAVE, and FRSTOR; which transfer the values between the registers and memory. Whenever the CPU executes a new ESC instruction (except administrative instructions), it saves the address of the instruction (including any prefixes that may be present), the address of the operand (if present) and the opcode.

The instruction and data pointers appear in one of four formats depending on the operating mode of the CPU (protected mode or real-address mode) and depending on the operand size attribute in effect (32-bit operand or 16-bit operand). (See Figures 3-5, 3-6, 3-7, and 3-8.) Note that the value of the data pointer is *undefined* if the prior ESC instruction did not have a memory operand.




Figure 3-4. Tag Word Register






Figure 3-5. Instruction and Data Pointer Image in Memory, 32-Bit Protected-Mode Format




Figure 3-6. Instruction and Data Pointer Image in Memory, 16-Bit Protected-Mode Format

in aserbba-la	23 00000 00115		RETSITION (FW) RECTISTER	0			
ni spucinijs ec iol9 as2ti tha	RESERVED	oherme dahe	CONTROL WORD	0			
to eulay entr	RESERVED brig X-6 20-6 8-6	gaf Nd-ovyt ribe	STATUS WORD	riper			
auvent Jed 10	RESERVED	TAG WORD					
	RESERVED	INSTRU	JCTION POINTER 150				
0000	INSTRUCTION POINTER 3116	0	OPCODE 100	1			
V. L.	RESERVED	OPER	RAND POINTER 150				
0000	OPERAND POINTER 3116	00	00 0000000	1			

Figure 3-7. Instruction and Data Pointer Image in Memory, 32-Bit Real-Mode Format






Figure 3-8. Instruction and Data Pointer Image in Memory, 16-Bit Real-Mode Format

# 3.3 Data Types

Table 3-6 lists the seven data types that the Math CoProcessor supports and presents the format for each type. Operands are stored in memory with the least significant digit at the lowest memory address. Programs retrieve these values by generating the lowest address. For maximum system performance, all operands should start at physical-memory addresses that correspond to the word size of the CPU; operands may begin at any other addresses, but will require extra memory cycles to access the entire operand.

The data type formats can be divided into three classes: binary integer, decimal integer, and binary real. These formats, however, exist in memory only. Internally, the Math CoProcessor holds all numbers in the extended-precision real format. Instructions that load operands from memory automatically convert operands represented in memory as 16, 32, or 64-bit integers, 32 or 64-bit floating point numbers, or 18 digit packed BCD numbers into extended-precision real format. Instructions that store operands in memory perform the inverse type conversion.

In addition to the typical real and integer data values, the Intel387 SX Math CoProcessor data formats encompass encodings for a variety of special values. These special values have significance and can express relevant information about the computations or operations that produced them. The various types of special values are denormal real numbers, zeros, positive and negative infinity, NaNs (Not-a-Number), Indefinite, and unsupported formats. For further information on data types and formats, see the Intel387 Programmer's Reference Manual.

# 3.4 Interrupt Description

CPU interrupts are used to report errors or exceptional conditions while executing numeric programs in either real or protected mode. Table 3-7 shows these interrupts and their functions.

# 3.5 Exception Handling

The Math CoProcessor detects six different exception conditions that occur during instruction execution. Table 3-8 lists the exception conditions in order of precedence, showing for each the cause and the default action taken by the Math CoProcessor if the exception is masked by its corresponding mask bit in the control word.

Any exception that is not masked by the control word sets the corresponding exception flag of the status word, sets the ES bit of the status word, and asserts the ERROR# signal. When the CPU attempts to execute another ESC instruction or WAIT, exception 16 occurs. The exception condition must be resolved via an interrupt service routine. The return address pushed onto the CPU stack upon entry to the service routine does not necessarily point to the failing instruction nor to the following instruction. The CPU saves the address of the floating-point instruction that caused the exception and the address of any memory operand required by that instruction.



Table 3-6. Intel387™ SX Math CoProcessor Data Type Representation in Memory

Data			M	ost	Sigr	nific	ant	Ву	rte	= 1	HIG	HES	TA	DD	RES	SSE	DB	YTI	Ε.			
Formats	Range	Precision	7	0	7	0	7	0	7	0	7	0	7	0	7	0	7	0	7	0	7	0
Word Integer	±104	16 Bits	15			0	COM	SIPLEI	MEN	IT)												
Short Integer	±109	32 Bits	31					DE			] (7	WO:	SLEMI	ENT)								
Long Integer	±10 <sup>18</sup>	64 Bits	63	0.41	AP D		O O	101		10 13 ft 10 10 10		31.6	450						CC	WO'S	EME	NT)
Packed BCD	±10 <sup>18</sup>	18 Digits	S 79	X 7	d <sub>17</sub>	d 16	d 15	, d <sub>1.3</sub>	, d	13 d 1	2101	, d,	MAG	NITU d	DE d	1 de	, d.	, d,	, d,	, d <sub>2</sub>	, d,	10
Single Precision	±10±38	24 Bits	S E	BIAS	SED	23	SIG	NIFI	CAP	ND .	]	cit	o care			. 0		9	307	T	el a	66 2
Double Precision	±10±308	53 Bits	63	EX	PONE	D	52	ert	I A	hyc Jens outs	Alb Alb	SIGI	NIFIC	AND	910 910 901	la e	18 118	abr abr	1	Opposite Contraction	es es inin	
Extended Precision	±10±4932	64 Bits	S 79	B.	BIA	SED	IT	64	63	non	ion	r-la	OIE W	5	IGNI	FICA	ND	blu	orte	81	SOS SOS	100

240225-23

#### NOTES:

- 1. S = Sign bit (0 = positive, 1 = negative)
- 2. d<sub>n</sub> = Decimal digit (two per byte)
- 3. X = Bits have no significance; Math CoProcessor ignores when loading, zeros when storing
- 4. ▲ = Position of implicit binary point
- 5. I = Integer bit of significand; stored in temporary real, implicit in single and double precision
- 6. Exponent Bias (normalized values):
  - Single: 127 (7FH)
  - Double: 1023 (3FFH)
- Extended REal: 16383 (3FFFH)
- 7. Packed BCD: (-1)S (D17..D0)
- 8. Real: (-1)S (2E-BIAS) (F<sub>0</sub> F<sub>1</sub>...)



Table 3-7. CPU Interrupt Vectors Reserved for Math CoProcessor

Interrupt Number	Cause of Interrupt
mayor yis one Tabak	An ESC instruction was encountered when EM or TS of CPU control register zero (CR0) was set. EM = 1 indicates that software emulation of the instruction is required. When TS is set, either an ESC or WAIT instruction causes interrupt 7. This indicates that the current Math CoProcessor context may not belong to the current task.
ence 9100 en entward etcm. ence pro- to the pro- to the pro-	In a protected-mode system, an operand of a coprocessor instruction wrapped around an addressing limit (0FFFFH for expand-up segments, zero for expand-down segments) and spanned inaccessible addresses(1). The failing numerics instruction is not restartable. The address of the failing numerics instruction and data operand may be lost; an FSTENV does not return reliable addresses. The segment overrun exception should be handled by executing an FNINIT instruction (i.e., an FINIT without a preceding WAIT). The exception can be avoided by never allowing numerics operands to cross the end of a segment.
13	In a protected-mode system, the first word of a numeric operand is not entirely within the limit of its segment. The return address pushed onto the stack of the exception handler points at the ESC instruction that caused the exception, including any prefixes. The Math CoProcessor has not executed this instruction; the instruction pointer and data pointer register refer to a previous, correctly executed instruction.
16 house les versions les les versions les v	The previous numerics instruction caused an unmasked exception. The address of the faulty instruction and the address of its operand are stored in the instruction pointer and data pointer registers. Only ESC and WAIT instructions can cause this interrupt. The CPU return address pushed onto the stack of the exception handler points to a WAIT or ESC instruction (including prefixes). This instruction can be restarted after clearing the exception condition in the Math CoProcessor. FNINIT, FNCLEX, FNSTSW, FNSTENV, and FNSAVE cannot cause this interrupt.

#### NOTE:

1. An operand may wrap around an addressing limit when the segment limit is near an addressing limit and the operand is near the largest valid address in the segment. Because of the wrap-around, the beginning and ending addresses of such an operand will be at opposite ends of the segment. There are two ways that such an operand may also span inaccessible addresses: 1) if the segment limit is not equal to the addressing limit (e.g. addressing limit is FFFFH and segment limit is FFFDH) the operand will span addresses that are not within the segment (e.g. an 8-byte operand that starts at valid offset FFFCH will span addresses FFFC-FFFFH and 0000-0003H; however addresses FFFEH and FFFFH are not valid, because they exceed the limit); 2) if the operand begins and ends in present and accessible segments but intermediate bytes of the operand fall in a not-present page or in a segment or page to which the procedure does not have access rights.

Table 3-8. Intel387™ SX Math CoProcessor Exceptions

Exception	Cause	Default Action (if exception is masked)
Invalid Operation	Operation on a signalling NaN, unsupported format, indeterminate for $(0-\infty,0/0,(+\infty)+(-\infty))$ , etc.), or stack overflow/underflow (SF is also set).	Result is a quiet NaN, integer indefinite, or BCD indefinte
Denormalized Operand	At least one of the operands is denormalized, i.e., it has the smallest exponent but a nonzero significand.	Normal processing continues
Zero Divisor	The divisor is zero while the dividend is a noninfinite, nonzero number.	Result is ∞
Overflow	The result is too large in magnitude to fit in the specified format.	Result is largest finite value or ∞
Underflow	The true result is nonzero but too small to be represented in the specified format, and, if underflow exception is masked, denormalization causes the loss of accuracy.	Result is denormalized or zero
Inexact Result (Precision)	The true result is not exactly representable in the specified format (e.g. 1/3); the result is rounded according to the rounding mode.	Normal processing continues



### 3.6 Initialization

After FNINIT or RESET, the control word contains the value 037FH (all exceptions masked, precision control 64 bits, rounding to nearest) the same values as in an Intel287 after RESET. For compatibility with the 8087 and Intel287, the bit that used to indicate infinity control (bit 12) is set to zero; however, regardless of its setting, infinity is treated in the affine sense. After FNINIT or RESET, the status word is initialized as follows:

- All exceptions are set to zero.
- Stack TOP is zero, so that after the first push the stack top will be register seven (111B).
- The condition code C<sub>3</sub>-C<sub>0</sub> is undefined.
- · The B-bit is zero.

The tag word contains FFFFH (all stack locations are empty).

The Intel386 Microprocessor and Intel387 Math Co-Processor initialization software must execute a FNINIT instruction (i.e., FINIT without a preceding WAIT) after RESET. The FNINIT is not strictly required for the Intel386 software, but Intel recommends its use to help ensure upware compatibility with other processors. After a hardware RESET, the ERROR # output is asserted to indicate that an Intel387 Math CoProcessor is present. To accomplish this, the IE (Invalid Exception) and ES (Error Summary) bits of the status word are set, and the IM bit (Invalid Exception Mask) in the control word is cleared. After FNINIT, the status word and the control word have the same values as in an Intel287 Math CoProcessor after RESET.

# 3.7 Processing Modes

The Intel387 SX Math CoProcessor works the same whether the CPU is executing in real-addressing mode, protected mode, or virtual-8086 mode. All references to memory for numerics data or status information are performed by the CPU, and therefore obey the memory-management and protection rules of the CPU mode currently in effect. The Intel387 SX Math CoProcessor merely operates on instruc-

tions and values passed to it by the CPU and therefore is not sensitive to the processing mode of the CPU.

The real-address mode and virtual-8086 mode, the Intel387 SX Math CoProcessor is completely upward compatible with software for the 8086/8087 and 80286/80287 real-address mode systems.

In protected mode, the Intel387 SX Math CoProcessor is completely upward compatible with software for the 80286/80287 protected mode system.

The only differences of operation that may appear when 8086/8087 programs are ported to the protected mode (not using virtual-8086 mode) is in the format of operands for the administrative instructions FLDENV, FSTENV, FRSTOR, and FSAVE.

# 3.8 Programming Support

Using the Intel387 SX Math CoProcessor requires no special programming tools, because all new instructions and data types are directly supported by the assembler and compilers for high-level languages. All Intel386 Microprocessor development tools that support Intel387 Math CoProcessor programs can also be used to develop software for the Intel386 SX Microprocessors and Intel387 SX Math CoProcessors. All 8086/8088 development tools that support the 8087 can also be used to develop software for the CPU and Math CoProcessor in real-address mode or virtual-8086 mode. All 80286 development tools that support the Intel287 Math CoProcessor can also be used to develop software for the Intel386 CPU and Intel387 Math CoProcessor.

# 4.0 HARDWARE SYSTEM INTERFACE

In the following description of hardware interface, the # symbol at the end of a signal name indicates that the active or asserted state occurs when the signal is at a low voltage. When no # is present after the signal name, the signal is asserted when at the high voltage level.



# 4.1 Signal Description

In the following signal descriptions, the Intel387 SX Math CoProcessor pins are grouped by function as shown by Table 4-1. Table 4-1 lists every pin by its identifier, gives a brief description and lists some of its characteristics (Refer to Figure 1-1 and Table 1-1 for pin configuration).

All output signals can be tri-stated by driving STEN inactive. The output buffers of the bi-directional data pins D15-D0 are also tri-state; they only leave the floating state during read cycles when the Math Co-Processor is selected.

### 4.1.1 Intel386 CPU CLOCK 2 (CPUCLK2)

This input uses the CLK2 signal of the CPU to time the bus control logic. Several other Math CoProcessor signals are referenced to the rising edge of this signal. When CKM = 1 (synchronous mode) this pin

also clocks the data interface and control unit and the floating point unit of the Math CoProcessor. This pin requires CMOS-level input. The signal on this pin is divided by two to produce the internal clock signal CLK.

# 4.1.2 Intel387 MATH COPROCESSOR CLOCK 2 (NUMCLK2)

When CKM = 0 (asynchronous mode), this pin provides the clock for the data interface and control unit and the floating point unit of the Math CoProcessor. In this case, the ratio of the frequency of NUMCLK2 to the frequency of CPUCLK2 must lie within the range 10:16 to 14:10 and the maximum frequency must not exceed the device specifications. When CKM = 1 (synchronous mode), signals on this pin are ignored: CPUCLK2 is used instead for the data interface and control unit and the floating point unit. This pin requires CMOS level input and should be tied low if not used.

Table 4-1. Pin Summary

Pin Name	Function	Active State	Input/ Output	Referenced To
th CoProcessor	att art han USO art of the Execution	Control		
CPUCLK2 NUMCLK2 CKM RESETIN	Microprocessor Clock2 Math CoProcessor Clock2 Math CoProcessor Clock Mode System Reset	High	ransition on the total control on the test brings of the test brings of the test of test of the test of test o	CPUCLK2
	Math CoProcess	sor Handshake	JUNU UN RIBBI I	stones (0 = RAX
PEREQ BUSY# ERROR#	Processor Request Busy Status Error Status	High Low Low	0 0 0	CPUCLK2 CPUCLK2 NUMCLK2
IT sid sist that	Bus International Control of the Con	erface mae and al	(owi ye bebiv	S OPUCEKE di
D15-D0 W/R# ADS# READY# READYO#	Data Pins Write/Read Bus Cycle Address Strobe Bus Ready Input Ready Output	High/Low Low Low Low	1/0           	CPUCLK2 CPUCLK2 CPUCLK2 CPUCLK2 CPUCLK2
was strive a sette	Chip/Por	t Select	ni previo soro n	louvo anti no aute. o Uni team a sett
STEN NPS1# NPS2 CMD0#	Status Enable Numerics Select #1 Numerics Select #2 Command	High Low High Low	PROPERT which intil clayed out PEr Status	CPUCLK2 CPUCLK2 CPUCLK2 CPUCLK2
	Power and	Ground		emark usa
V <sub>CC</sub> V <sub>SS</sub>	System Power System Ground	YOF, BUSY# 0, ERROR#	GASH SHER	HEIH



### 4.1.3 CLOCKING MODE (CKM)

This pin is strapping option. When it is strapped to  $V_{CC}$  (HIGH), the Math CoProcessor operates in synchronous mode; when strapped to  $V_{SS}$  (LOW), the Math CoProcessor operates in asynchronous mode. These modes relate to clocking of the internal data interface and control unit and the floating point unit only; the bus control logic always operates synchronously with respect to the CPU.

Synchronous mode requires the use of only one clock, the CPU's CLK2. Use of synchronous mode eliminates one clock generator from the board design and is recommended for all designs. Synchronous mode also allows the internal Power Management Unit to enable the idle and standby power saving modes.

Asynchronous mode can provide higher performance of the floating point unit by running a faster clock on NUMCLK2. (The CPU's CLK2 must still be connected to CPUCLK2 input.) This allows the floating point unit to run up to 40% faster than in synchronous mode. Internal power management is disabled in asynchronous mode.

### 4.1.4 SYSTEM RESET (RESETIN)

A LOW to HIGH transition on this pin causes the Math CoProcessor to terminate its present activity and to enter a dormant state. RESETIN must remain active (HIGH) for at least 40 CPUCLK2 (NUMCLK2 if CKM = 0) periods.

The HIGH to LOW transitions of RESETIN must be synchronous with CPUCLK2, so that the phase of the internal clock of the bus control logic (which is the CPUCLK2 divided by two) is the same as the phase of the internal clock of the CPU. After RESETIN goes LOW, at least 50 CPUCLK2 (NUMCLK2 if CKM = 0) periods must pass before the first Math CoProcessor instruction is written into the Math CoProcessor. This pin should be connected to the CPU RESET pin. Table 4-2 shows the status of the output pins during the reset sequence. After a reset, all output pins return to their inactive state except for ERROR # which remains active (for CPU recognition) until cleared.

Table 4-2. Output Pin Status during Reset

Pin Value	Pin Name
HIGH	READYO#, BUSY#
LOW	PEREQ, ERROR#
Tri-State OFF	D15-D0

## 4.1.5 PROCESSOR REQUEST (PEREQ)

When active, this pin signals to the CPU that the Math CoProcessor is ready for data transfer to/from its data FIFO. When all data is written to or read from the data FIFO, PEREQ is deactivated. This signal always goes inactive before BUSY# goes inactive. This signal is reference to CPUCLK2. It should be connected to the CPU PEREQ input pin.

# 4.1.6 BUSY STATUS (BUSY#)

When active, this pin signals to the CPU that the Math CoProcessor is currently executing an instruction. This signal is referenced to CPUCLK2. It should be connected to the CPU BUSY# input pin.

### 4.1.7 ERROR STATUS (ERROR#)

This pin reflects the ES bit of the status register. When active, it indicates that an unmasked exception has occurred. This signal can be changed to the inactive state only by the following instructions (without a preceding WAIT); FNINIT, FNCLEX, FNSTENV, FNSAVE, FLDCW, FLDENV, and FRSTOR. ERROR# is driven active during RESET to indicate to the CPU that the Math CoProcessor is present. This pin is referenced to NUMCLK2 (or CPUCLK2 if CKM = 1). It should be connected to the ERROR# pin of the CPU.

#### 4.1.8 DATA PINS (D15-D0)

These bi-directional pins are used to transfer data and opcodes between the CPU and Math CoProcessor. They are normally connected directly to the corresponding CPU data pins. HIGH state indicates a value of one. D0 is the least significant data bit. Timings are referenced to rising edge of CPUCLK2.

#### 4.1.9 WRITE/READ BUS CYCLE (W/R#)

This signal indicates to the Math CoProcessor whether the CPU bus cycle in progress is a read or a write cycle. This pin should be connected directly to the CPU's W/R# pin. HIGH indicates a write cycle to the Math CoProcessor; LOW a read cycle from the Math CoProcessor. This input is ignored if any of the signals STEN, NPS1#, or NPS2 are inactive. Setup and hold times are referenced to CPUCLK2.

#### 4.1.10 ADDRESS STROBE (ADS#)

This input, in conjunction with the READY# input, indicates when the Math CoProcessor bus control logic may sample W/R# and the chip select signals. Setup and hold times are referenced to CPUCLK2. This pin should be connected to the ADS# pin of the CPU.



### 4.1.11 BUS READY INPUT (READY#)

This input indicates to the Math CoProcessor when a CPU bus cycle is to be terminated. It is used by the bus control logic to trace bus activities. Bus cycles can be extended indefinitely until terminated by READY#. This input should be connected to the same signal that drives the CPU's READY# input. Setup and hold times are referenced to CPUCLK2.

### 4.1.12 READY OUTPUT (READYO#)

This pin is activated at such a time that write cycles are terminated after two clocks (except FLDENV and FRSTOR) and read cycles after three clocks. In configurations where no extra wait states are required, this pin must directly or indirectly drive the READY# input of the CPU. Refer to the section entitled "BUS OPERATION" for details. This pin is activated only during bus cycles that select the Math CoProcessor. This signal is referenced to CPUCLK2.

(FLDENV and FRSTOR require data transfers larger than the FIFO. Therefore, PEREQ is activated for the duration of transferring 2 words of 32 bits and then deactivated until the FIFO is ready to accept two additional words. The length of the write cycles of the last operand word in each transfer as well as the first operand word transfer of the entire instruction is 3 clocks instead of 2 clocks. This is done to give the Intel386 CPU enough time to sample PEREQ and to notice that the Intel387 is **not** ready for additional transfers.)

### 4.1.13 STATUS ENABLE (STEN)

This pin serves as a chip select for the Math Co-Processor. When inactive, this pin forces BUSY#, PEREQ, ERROR# and READYO# outputs into a floating state. D15-D0 are normally floating and will leave the floating state only if STEN is active and additional conditions are met (read cycle). STEN also causes the chip to recognize its other chip select inputs. STEN makes it easier to do on-board testing (using the overdrive method) of other chips in systems containing the Math CoProcessor. STEN should be pulled up with a resistor so that it can be pulled down when testing. In boards that do not use on-board testing STEN should be connected to VCC. Setup and hold times are relative to CPUCLK2. Note that STEN must maintain the same setup and hold times as NPS1#, NPS2, and CMD0# (i.e., if STEN changes state during a Math CoProcessor bus cycle, it must change state during the same CLK period as the NPS1#, NPS2, and CMD0# signals).

# 4.1.14 MATH COPROCESSOR SELECT 1 (NPS1#)

When active (along with STEN and NPS2) in the first period of a CPU bus cycle, this signal indicates that the purpose of the bus cycle is to communicate with the Math CoProcessor. This pin should be connected directly to the M/IO# pin of the CPU, so that the Math CoProcessor is selected only when the CPU performs I/O cycles. Setup and hold times are referenced to the rising edge of CPUCLK2.

### 4.1.15 MATH COPROCESSOR SELECT 2 (NPS2)

When active (along with STEN and NPS1#) in the first period of a CPU bus cycle, this signal indicates that the purpose of the bus cycle is to communicate with the Math CoProcessor. This pin should be connected directly to the A23 pin of the CPU, so that the Math CoProcessor is selected only when the CPU issues one of the I/O addresses reserved for the Math CoProcessor (8000F8h, 8000FCh, or 8000FEh which is treated as 8000FCh by the Math CoProcessor). Setup and hold times are referenced to the rising edge of CPUCLK2.

### 4.1.16 COMMAND (CMD0#)

During a write cycle, this signal indicates whether an opcode (CMD0# active low) or data (CMD0# inactive high) is being sent to the Math CoProcessor. During a read cycle, it indicates whether the control or status register (CMD0# active) or a data register (CMD0#) is being read. CMD0# should be connected directly to the A2 output of the CPU. Setup and hold times are referenced to the rising edge of CPUCLK2 at the end of PH2.

### 4.1.17 SYSTEM POWER (VCC)

System power provides the +5V DC supply input. All  $V_{CC}$  pins should be tied together on the circuit board and local decoupling capacitors should be used between  $V_{CC}$  and  $V_{SS}$ .

#### 4.1.18 SYSTEM GROUND (VSS)

System ground provides the 0V connection from which all inputs and outputs are measured. All  $V_{SS}$  pins should be tied together on the circuit board and local decoupling capacitors should be used between  $V_{CC}$  and  $V_{SS}$ .



# 4.2 System Configuration

The Intel387 SX Math CoProcessor is designed to interface with the Intel386 SX Microprocessor as shown by Figure 4-1. A dedicated communication protocol makes possible high-speed transfer of opcodes and operands between the CPU and Math CoProcessor. The Intel387 SX Math CoProcessor is designed so that no additional components are required for interface with the CPU. Most control pins of the Math CoProcessor are connected directly to pins of the CPU.

The interface between the Math CoProcessor and the CPU has these characteristics:

 The Math CoProcessor shares the local bus of the Intel386 SX Microprocessor.

- The CPU and Math CoProcessor share the same reset signals. They may also share the same clock input; however, for greatest performance, an external oscillator may be needed.
- The corresponding Busy#, ERROR#, and PEREQ pins are connected together.
- The Math CoProcessor NPS1# and NPS2 inputs are connected to the latched CPU M/IO# and A23 outputs respectively. For Math CoProcessor cycles, M/IO# is always LOW and A23 always HIGH.
- The Math CoProcessor input CMD0 is connected to the latched A<sub>2</sub> output. The Intel386 SX Microprocessor generates address 8000F8H when writing a command and address 8000FCH or 8000FEH (treated as 8000FCH by the Intel387 SX Math CoProcessor) when writing or reading data. It does not generate any other addresses during Math CoProcessor bus cycles.




Figure 4-1. Intel386™ SX CPU and Intel387™ SX Math CoProcessor System Configuration

As shown in Figure 2-1 Block Diagram, the Intel387 SX Math CoProcessor is internally divided into four sections: the Bus Control Logic (BCL), the Data Interface and Control Logic, the Floating Point Unit (FPU), and the Power Management Unit (PMU). The Bus Control Logic is responsible for the CPU bus tracking and interface. The BCL is the only unit in the Math CoProcessor that must run synchronously with the CPU; the rest of the Math CoProcessor can run asynchronously with respect to the CPU. The Data Interface and Control Unit is responsible for the data flow to and from the FPU and the control registers, for receiving the instructions, decoding them, sequencing the microinstructions, and for handling some of the administrative instructions. The Floating Point Unit (with the support of the control unit which contains the sequencer and other support units) executes the mathematical instructions. The Power Manager is new to the Intel387 family. It is responsible for shutting down idle sections of the device to save power.

# 4.3.1 BUS CONTROL LOGIC

The BCL communicates solely with the CPU using I/O bus cycles. The BCL appears to the CPU as a special peripheral device. It is special in two respects: the CPU initiates I/O automatically when it encounters ESC instructions, and the CPU uses reserved I/O addresses to communicate with the BCL. The BCL does not communicate directly with memory. The CPU performs all memory access, transferring input operands from the memory to the Math CoProcessor and transferring outputs from the Math CoProcessor to memory.

### 4.3.2 DATA INTERFACE AND CONTROL UNIT

The data interface and control unit latches the data and, subject to BCL control, directs the data to the

coder decodes the ESC instructions sent to it by the CPU and generates controls that direct the data flow in the FIFO. It also triggers the microinstruction sequencer that controls execution of each instruction. If the ESC instruction is FINIT, FCLEX, FSTSW, FSTSW AX, FSTCW, FSETPM, or FRSTPM, the control unit executes it independently of the FPU and the sequencer. The data interface and control unit is the unit that generates the BUSY#, PEREQ, and ERROR# signals that synchronize the Math CoProcessor activities with the CPU.

### 4.3.3 FLOATING POINT UNIT

The FPU executes all instructions that involve the register stack, including arithmetic, logical, transcendental, constant, and data transfer instructions. The data path in the FPU is 84 bits wide (68 significant bits, 15 exponent bits, and a sign bit) which allows internal operand transfers to be performed at very high speeds.

### 4.3.4 POWER MANAGEMENT UNIT

The Power Management Unit (PMU) controls all internal power savings circuits. When the Math Co-Processor is not executing an instruction, the PMU disables the internal clock to the FPU, Control Unit, and Data Interface within three clocks. The Bus Control Logic remains enabled to accept the next instruction. Upon decode of a valid Math Co-Processor bus cycle, the PMU enables the internal clock to all circuits. No loss in performance occurs.

# 4.4 Bus Cycles

All bus cycles are initiated by the CPU. The pins STEN, NPS1#, NPS2, CMD0, and W/R# identify bus cycles for the Math CoProcessor. Table 4-3 defines the types of Math CoProcessor bus cycles.

**Table 4-3. Bus Cycle Definition** 

STEN	NPS1#	NPS2	CMD0#	W/R#	Bus Cycle Type						
0	X	X	X	X	Math CoProcessor not selected and all outputs in floating state						
geprer	ose paus	X	X	X	Math CoProcessor not selected						
1	X	0	X	X	Math CoProcessor not selected						
1	0	1	0	0	CW or SW read from Math CoProcessor						
1	0	1	0	1	Opcode write to Math CoProcessor						
1	0	1	1	0	Data read from Math CoProcessor						
iartiv a	0 0000	confied	the Nath	tot Neve	Data write to Math CoProcessor						



# 4.4.1 INTEL387 SX MATH COPROCESSOR ADDRESSING

The NPS1#, NPS2, and CMD0 signals allow the Math CoProcessor to identify which bus cycles are intended for the Math CoProcessor. The Math CoProcessor responds to I/O cycles when the I/O address is 8000F8h, 8000FCh, and 8000FEh (treated as 8000FCh). The Math CoProcessor responds to I/O cycles when bit 23 of the I/O address is set. In other words, the Math CoProcessor acts as an I/O device in a reserved I/O address space.

Because A23 is used to select the Intel387 SX Math CoProcessor for data transfers, it is not possible for a program running on the CPU to address the Math CoProcessor with an I/O instruction. Only ESC instructions cause the CPU to communicate with the Math CoProcessor.

# 4.4.2 CPU/MATH COPROCESSOR SYNCHRONIZATION

The pins BUSY#, PEREQ, and ERROR# are used for various aspects of synchronization between the CPU and the Math CoProcessor.

BUSY# is used to synchronize instruction transfer from the CPU to the Math CoProcessor. When the Math CoProcessor recognizes an ESC instruction it asserts BUSY#. For most ESC instructions, the CPU waits for the Math CoProcessor to deassert BUSY# before sending the new opcode.

The Math CoProcessor uses the PEREQ pin of the CPU to signal that the Math CoProcessor is ready for data transfer to or from its data FIFO. The Math CoProcessor does not directly access memory; rather, the CPU provides memory access services for the Math CoProcessor. (For this reason, memory access on behalf of the Math CoProcessor always obeys the protection rules applicable to the current CPU mode.) Once the CPU initiates an Math Co-Processor instruction that has operands, the CPU waits for PEREQ signals that indicate when the Math CoProcessor is ready for operand transfer. Once all operands have been transferred (or if the instruction has no operands) the CPU continues program execution while the Math CoProcessor executes the ESC instruction.

In 8087/8087 systems, WAIT instructions may be required to achieve synchronization of both commands and operands. In the Intel386 Microprocessor and Intel387 Math CoProcessor systems, however, WAIT instructions are required only for operand synchronization; namely, after Math CoProcessor stores to memory (except FSTSW and FSTCW) or load from memory. (In 80286/80287 systems, WAIT is required before FLDENV and FRSTOR.) Used this way, WAIT ensures that the

value has already been written or read by the Math CoProcessor before the CPU reads or changes the value.

Once it has started to execute a numerics instruction and has transferred and operands from the CPU, the Math CoProcessor can process the instruction in parallel with and independent of the host CPU. When the Math CoProcessor detects an exception, it asserts the ERROR# signal, which causes a CPU interrupt.

# 4.4.3 SYNCHRONOUS/ASYNCHRONOUS MODES

The internal logic of the Math CoProcessor can operate either directly from the CPU clock (synchronous mode) or from a separate clock (asynchronous mode). The two configurations are distinguished by the CKM pin. In either case, the bus control logic (BCL) of the Math CoProcessor is synchronized with the CPU clock. Use of asynchronous mode allows the BCL and the FPU section of the Math CoProcessor to run at different speeds. In this case, the ratio of the frequency of NUMCLK2 to the frequency of CPUCLK2 must lie within the range 10:16 to 14:10. Use of synchronous mode eliminates one clock generator from the board design. The internal Power Management Unit of the Intel387 SX Math CoProcessor is disabled in asynchronous mode.

### 4.4.4 AUTOMATIC BUS CYCLE TERMINATION

In configurations where no extra wait states are required, READYO# can drive the CPU's READY# input and the Math CoProcessors READY# input. If wait states are required, this pin should be connected to the logic that ORs all READY outputs from peripheral devices on the CPU bus. READYO# is asserted by the Math CoProcessor only during I/O cycles that select the Math CoProcessor. Refer to Section 5.0 Bus Operation for details.

## 5.0 BUS OPERATION

With respect to bus interface, the Intel387 SX Math CoProcessor is fully synchronous with the CPU. Both operate at the same rate because each generates its internal CLK signal by dividing CPUCLK2 by two. Furthermore, both internal CLK signals are in phase, because they are synchronized by the same RESETIN signal.

A bus cycle for the Math CoProcessor starts when the CPU activates ADS# and drives new values on the address and cycle definition lines (W/R#, M/IO#, etc.). The Math CoProcessor examines the address and cycle definition lines in the same CLK period during which ADS# is activated. This CLK period is considered the first CLK of the bus cycle.



During this first CLK period, the Math CoProcessor also examines the W/R# input signal to determine whether the cycle is a read or a write cycle and examines the CMD0# input to determine whether an opcode, operand, or control/status register transfer is to occur.

The Intel387 SX Math CoProcessor supports both pipelined (i.e., overlapped) and non-pipelined bus cycles. A non-pipelined cycle is one for which the CPU asserts ADS# when no other bus cycle is in progress. A pipelined bus cycle is one for which the CPU asserts ADS# and provides valid next address and control signals before the prior Math CoProcessor cycle terminates. The CPU may do this as early as the second CLK period after asserting ADS# for the prior cycle. Pipelining increases the availability of the bus by at least one CLK period. The Intel387 SX Math CoProcessor supports pipelined bus cycles in order to optimize address pipelining by the CPU for memory cycles.

Bus operation is described in terms of an abstract state machine. Figure 5-1 illustrates the states and state transitions for Math CoProcessor bus cycles:

- T<sub>I</sub> is the idle state. This is the state of the bus logic after RESET, the state to which bus logic returns after every non-pipelined bus cycle, and the state to which bus logic returns after a series of pipelined cycles.
- T<sub>RS</sub> is the READY# sensitive state. Different types of bus cycles may require a minimum of one or two successive T<sub>RS</sub> states. The bus logic remains in T<sub>RS</sub> state until READY# is sensed, at which point the bus cycle terminates. Any number of wait states may be implemented by delaying READY#, thereby causing additional successive T<sub>RS</sub> states.
- Tp is the first state for every pipelined bus cycle.
   This state is not used by non-pipelined cycles.

Note that the bus logic tracks bus state regardless of the values on the chip/port select pins. The




Figure 5-1. Bus State Diagram

READYO# output of the Math CoProcessor indicates when a Math CoProcessor bus cycle may be terminated if no extra wait states are required. For all write cycles (except those for the instructions FLDENV and FRSTOR), READYO# is always asserted during the first TRS state, regardless of the number of wait states. For all read cycles (and write cycles for FLDENV and FRSTOR), READY# is always asserted in the second TRS state, regardless of the number of wait states. These rules apply to both pipelined and non-pipelined cycles. Systems designers may use READYO# in one of the following ways:

- Connect it (directly or through logic that ORs READY# signals from other devices) to the READY# inputs of the CPU and Math CoProcessor.
- 2. Use it as one input to a wait-state generator.

The following sections illustrate different types of Intel387 SX Math CoProcessor bus cycles. Because different instructions have different amounts of overhead before, between, and after operand transfer cycles, it is not possible to represent in a few diagrams all of the combinations of successive operand transfer cycles. The following bus cycle diagrams show memory cycles between Math CoProcessor operand transfer cycles. Note however that, during FRSTOR, some consecutive accesses to the Math CoProcessor do not have intervening memory accesses. For the timing relationship between operand transfer cycles and opcode write or other overhead activities, see Figure 7-7 "Other Parameters".

## 5.1 Non-Pipelined Bus Cycles

Figure 5-2 illustrates bus activity for consecutive non-pipelined bus cycles.


At the second clock of the bus cycle, the Math Co-Processor enters the T<sub>RS</sub> state. During this state, it samples the READY# input and stays in this state as long as READY# is inactive.

#### 5.1.1 WRITE CYCLE

In write cycles, the Math CoProcessor drives the READYO# signal for one CLK period during the second CLK period of the cycle (i.e., the first  $T_{\rm RS}$  state); therefore, the fastest write cycle takes two CLK periods (see cycle 2 of Figure 5-2). For the instructions FLDENV and FRSTOR, however, the Math CoProcessor forces wait state by delaying the activation of READYO# to the second  $T_{\rm RS}$  state (not shown in Figure 5-2).

The Math CoProcessor samples the D15-D0 inputs into data latches at the falling edge of CLK as long as it stays in  $T_{\rm RS}$  state.





Cycles 1 & 2 represent part of the operand transfer cycle for instructions involving either 4-byte or 8-byte operand loads. Cycles 3 & 4 represent part of the operand transfer cycle for a store operation.

\*Cycles 1 & 2 could repeat here or T<sub>I</sub> states for various non-operand transfer cycles and overhead.

#### Figure 5-2. Non-Pipelined Read and Write Cycles

When READY# is asserted, the Math CoProcessor returns to the idle state. Simultaneously with the Math CoProcessor entering the idle state, the CPU may assert ADS# again, signaling the beginning of vet another cycle.

### 5.1.2 READ CYCLE

At the rising edge of CLK in the second CLK period of the cycle (i.e., the first TRS state), the Math Co-Processor starts to drive the D15-D0 outputs and continues to drive them as long as it stays in TRS state.

At least one wait state must be inserted to ensure that the CPU latches the correct data. Because the Math CoProcessor starts driving the data bus only at the rising edge of CLK in the second clock period of the bus cycle, not enough time is left for the data signals to propagate and be latched by the CPU before the next falling edge of CLK. Therefore, the Math CoProcessor does not drive the READYO#

signal until the third CLK period of the cycle. Thus, if the READYO# output drives the CPU's READY# input, one wait state is automatically inserted.

Because one wait state is required for Math CoProcessor reads, the minimum length of a Math CoProcessor read cycle is three CLK periods, as cycle 3 of Figure 5-2 shows.

When READY# is asserted, the Math CoProcessor returns to the idle state. Simultaneously with the Math CoProcessor's entering the idle state, the CPU may assert ADS# again, signaling the beginning of yet another cycle. The transition from TRS state to idle state causes the Math CoProcessor to put the D15-D0 outputs into the floating state, allowing another device to drive the data bus.

# 5.2 Pipelined Bus Cycles

Because all the activities of the Math CoProcessor bus interface occur either during the TRS state or



during the transitions to or from that state, the only difference between a pipelined and a non-pipelined cycle is the manner of changing from one state to another. The exact activities during each state are detailed in the previous section "Non-pipelined Bus Cycles".

When the CPU asserts ADS# before the end of a bus cycle, both ADS# and READY# are active during a  $T_{\rm RS}$  state. This condition causes the Math Co-Processor to change to a different state named  $T_{\rm P}$ . One clock period after a  $T_{\rm P}$  state, the Math Co-Processor always returns to the  $T_{\rm RS}$  state. In consecutive pipelined cycles, the Math Co-Processor bus logic uses only the  $T_{\rm RS}$  and  $T_{\rm P}$  states.


Figure 5-3 shows the fastest transitions into and out of the pipelined bus cycles. Cycle 1 in the figure represents a non-pipelined cycle. (Non-pipelined write are always followed by another non-pipelined cycle,

because READY# is asserted before the earliest possible assertion of ADS# for the next cycle.)

Figure 5-4 shows pipelined write and read cycles with one additional T<sub>RS</sub> state beyond the minimum required. To delay the assertion of READY# requires external logic.

# 5.3 Mixed Bus Cycles

When the Math CoProcessor bus logic is in the T<sub>RS</sub> state, it distinguishes between non-pipelined and pipelined cycles according to the behavior of ADS# and READY#. In a non-pipelined cycle, only READY# is activated, and the transition is from the T<sub>RS</sub> state to the idle state. In a pipelined cycle, both READY# and ADS# are active, and the transition is first from T<sub>RS</sub> state to T<sub>P</sub> state, then, after one clock period, back to T<sub>RS</sub> state.



Cycle 1-Cycle 4 represent the operand transfer cycle for an instruction involving a transfer of two 32-bit loads in total. The opcode write cycles and other overhead are not shown.

Note that the next cycle will be a pipelined cycle if both READY# and ADS# are sampled active at the end of a TRS state of the current cycle.

Figure 5-3. Fastest Transitions to and from Pipelined Cycles






Figure 5-4. Pipelined Cycles with Wait States



# 5.4 BUSY # and PEREQ Timing Relationship

Figure 5-5 shows the activation of BUSY# at the beginning of instruction execution and its deactiva-

tion upon completion of the instruction. PEREQ is activated within this interval. If ERROR# is ever asserted, it would be asserted at least six CPUCLK2 periods after the deactivation of PEREQ and would be deasserted at least six CPUCLK2 periods before the deactivation of BUSY#.




Figure 5-5. STEN, BUSY #, and PEREQ Timing Relationships



## 6.0 PACKAGE SPECIFICATIONS

# 6.1 Mechanical Specifications

The Intel387 SX Math CoProcessor is packaged in a 68-pin PLCC package. Detailed mechanical specifications can be found in the Intel Packaging Specification, Order Number 231369.

# 6.2 Thermal Specifications

The Intel387 SX Math CoProcessor is specified for operation when the case temperature is within the range of 0°C to 100°C. The case temperature (T<sub>C</sub>) may be measured in any environment to determine whether the Intel387 SX Math CoProcessor is within the specified operating range. The case temperature should be measured at the center of the top surface.

The ambient temperature ( $T_A$ ) is guaranteed as long as  $T_C$  is not violated. The ambient temperature can be calculated from the  $\theta_{JC}$  (thermal resistance constant from the transistor junction to the case) and  $\theta_{JA}$  (thermal resistance from junction to ambient) from the following calculations:

Junction Temperature 
$$T_J = T_C + P^*\theta_{JC}$$
  
Ambient Temperature  $T_A = T_J - P^*\theta_{JA}$   
Case Temperature  $T_C = T_A + P^*(\theta_{JA} - \theta_{JC})$ 

Values for  $\theta_{JA}$  and  $\theta_{JC}$  are given in Table 6-1 for the 68 pin PLCC package.  $\theta_{JC}$  is given at various airflows. Table 6-2 shows the maximum  $T_A$  allowable without exceeding  $T_C$  at various airflows. Note that  $T_A$  can be improved further by attaching a heat sink to the package. P is calculated by using the maximum hot  $I_{CC}$  and maximum  $V_{CC}$ .

Table 6-1. Thermal Resistances (°C/Watt)  $\theta_{\text{JC}}$  and  $\theta_{\text{JA}}$ 

			$\theta_{J}$	A versus Airfle	ow - ft/min (r	m/sec)	-YOAR
Package	θЈС	0 (0)	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)	1000 (5.07)
68-Pin PLCC	8	30	25	20	15.5	13	12

Table 6-2. Maximum T<sub>A</sub> at Various Airflows

Package	E STON	T <sub>A</sub> (	rflow - ft/min (n	- ft/min (m/sec)			
	0 (0)	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)	1000 (5.07)	
68-Pin PLCC	84.9	88.3	91.8	94.8	96.6	97.2	

Maximum TA is calculated at maximum VCC and maximum ICC.

### 7.0 ELECTRICAL CHARACTERISTICS

The following specifications represent the targets of the design effort. They are subject to change without notice. Contact your Intel representative to get the most up-to-date values.

# 7.1 Absolute Maximum Ratings\*

$$\label{eq:case_to_constraints} \begin{split} &\text{Case Temperature T}_{\text{C}} \text{ Under Bias} \dots 0^{\circ}\text{C to } + 100^{\circ}\text{C} \\ &\text{Storage Temperature} \dots -65^{\circ}\text{C to } + 150^{\circ}\text{C} \\ &\text{Voltage on Any Pin} \\ &\text{with Respect to Ground} \dots -0.5 \text{ to V}_{\text{CC}} + 0.5 \\ &\text{Power Dissipation} \dots 0.8 \text{W} \end{split}$$

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.



# 7.2 D.C. Characteristics

Table 7-1. D.C. Specifications  $T_C = 0^{\circ}C$  to  $+100^{\circ}C$ ,  $V_{CC} = 5V \pm 10\%$ 

Symbol	Parameter	Min	Max	Units	Test Conditions
V <sub>IL</sub> V <sub>IH</sub>	Input LO Voltage Input HI Voltage	-0.3 2.0	+0.8 V <sub>CC</sub> +0.3	V	(Note 1) (Note 1)
V <sub>CL</sub>	CPUCLK2 and NUMCLK2 Input LO Voltage CPUCLK2 and NUMCLK2	-0.3	+0.8	V	
	Input HI Voltage	V <sub>CC</sub> -0.8	V <sub>CC</sub> +0.8	V	SYLICUS ON FOLICE
VOL	Output LO Voltage	8.4	0.45	V	(Note 2)
VOH	Output HI Voltage	2.4		V	(Note 3)
VOH	Output HI Voltage	V <sub>CC</sub> -0.8	d en	V	(Note 4)
Icc	Power Supply Current Dynamic Mode	7   7		Teal Ti	PLYCLK2 14 PUCLYC2 15
	Freq. = 33 MHz(5)	8 78	150	mA	I <sub>CC</sub> typ. = 135 mA
	Freq. = 25 MHz(5)	20	150	mA	I <sub>CC</sub> typ. = 130 mA
	Freq. = 20 MHz(5)	23   6	125	mA	I <sub>CC</sub> typ. = 110 mA
	Freq. = 16 MHz <sup>(5)</sup> Freq. = 1 MHz <sup>(5)</sup>	23 4	100	mA	I <sub>CC</sub> typ. = 90 mA
	Idle Mode(6)	a ea	20 7	mA mA	I <sub>CC</sub> typ. = 5 mA I <sub>CC</sub> typ. = 4 mA
Iu	Input Leakage Current	1 8	±15	μА	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
ILO	I/O Leakage Current	9	±15	μА	0.45V ≤ V <sub>O</sub> ≤ V <sub>CC</sub>
CIN	Input Capacitance	7	10	pF	f <sub>c</sub> = 1 MHz
Co	I/O Capacitance	7 0	12	pF	f <sub>c</sub> = 1 MHz
CCLK	Clock Capacitance	7 0	20	pF	f <sub>c</sub> = 1 MHz

#### NOTES

- 1. This parameter is for all inputs, excluding the clock inputs.
- 2. This parameter is measured at I<sub>OL</sub> as follows:

Data = 4.0 mA

READYO#, ERROR#, BUSY#, PEREQ = 25 mA

- 3. This parameter is measured at I<sub>OH</sub> as follows: Data = 1.0 mA
  - READYO#, ERROR#, BUSY#, PEREQ = 0.6 mA
- 4. This parameter is measured at I<sub>OH</sub> as follows:

Data = 0.2 mA

READYO#, ERROR#, BUSY# PEREQ = 0.12 mA

- Synchronous Clock Mode (CKM = 1). I<sub>CC</sub> is measured at steady state, maximum capacitive loading on the outputs, and worst-case D.C. level at the inputs.
- 6. Intel387 SX Math CoProcessor Internal Idle Mode. Synchronous clock mode, clock and control inputs are active but the Math CoProcessor is not executing an instruction. Outputs driving CMOS inputs.



# 7.3 A.C. Characteristics

Table 7-2a. Timing Requirements of the Bus Interface Unit

 $T_C = 0$ °C to + 100°C,  $V_{CC} = 5$ V  $\pm 10$ % (All measurements made at 1.5V unless otherwise specified)

Pin	Symbol	Parameter	16 MHz- 25 MHz		33 MHz		epatic V CJ tubril	Refer to
F.''			Min (ns)	Max (ns)	Min (ns)	Max (ns)	Conditions	Figure
CPUCLK2	t1	Period	20	DC	15	DC	2.0V	7.2
CPUCLK2	t2a	High Time	6		6.25		2.0V	.loV
CPUCLK2	t2b	High Time	3	1	4.5		V <sub>CC</sub> -0.8V	HOY
CPUCLK2	t3a t3b	Low Time	6	8.0	6.25		2.0V 0.8V	HOV
CPUCLK2	t4	Fall Time	4	7	4.5	4	From V <sub>CC</sub> = 0.8V to 0.8V	
CPUCLK2	t5	Rise Time		7		4	From 0.8V to V <sub>CC</sub> – 0.8V	90
READYO#	t7a	Out Delay	4	25	4	17	C <sub>L</sub> = 50 pF	7.3
PEREQ	t7b	Out Delay	4	23	4	21	$C_L = 50  \text{pF}$	
BUSY#	t7c	Out Delay	4	23	4	21	$C_L = 50  pF$	
ERROR#	t7d	Out Delay	4	23	4	23	$C_L = 50  pF$	
D15-D0	t8	Out Delay	1	45	0	37	C <sub>L</sub> = 50 pF	7.4
D15-D0	t10	Setup Time	11		8		Input Lealaige Current	
D15-D0	t11	Hold Time	11		8		Ino Leakage Current	ou!
D15-D0	t12*	Float Time	6	24	6	19	constituents? (uppl	- 40
READYO#	t13a*	Float Time	1	40	1 1	30	I/O Capacitanes	7.6
PEREQ SHAME	t13b*	Float Time	181	40	11	30	, Clock Capacitance	COLLK - 1
BUSY#	t13c*	Float Time	1	40	1.	30		-8370
ERROR#	t13d*	Float Time	1	40	1	30	goldeless grand to set a liste	manag aldi
ADS#	t14a	Setup Time	15		13	1819/0	eter is measured at loc as folk 1.0 m.š.	7.4
ADS# W/R#	t15a	Hold Time	4		4	38 = 0	BRIGHT SUSY PERE	READYC
W/R#	t14b t15b	Setup Time Hold Time	15		13	18WC	Dol as Hol ta benuanam al lete	manag elitT
READY#	t16a		9		7	8.01= 0	PAYS, AYBUB, ARORES	DYG 7.4
READY#	t17a	Setup Time Hold Time	4		4	tawe	for as HOI to between a note	7.4
CMD0#	t16b	Setup Time	16	B 50 054	13		Nama Ma ERRORA BURY & PEREC	Dana =
CMD0#	t17b	Hold Time	2	(beats	2	sam ai ;	us Clock Node (CKM = 1). Ic	Synchrone
NPS1#, NPS2	t16c	Setup Time	16		13		D.C. level at the inputs.	easo-fallow
NPS1#, NPS2	t17c	Hold Time	2	oneus Ol	2	Popilit el Or notto	Cirilath CoProcessor Internal Id	Intel387, St
STEN	t16d	Setup Time	15		13			
STEN	t17d	Hold Time	2		2			
RESETIN	t18	Setup Time	8		5			7.5
RESETIN	t19	Hold Time	3	1.0	2			

NOTE

<sup>\*</sup>Float condition occurs when maximum output current becomes less than I<sub>LO</sub> in magnitude. Float delay is not tested.



Table 7-2b. Timing Requirements of the Execution Unit (Asynchronous Mode CKM = 0)

Dia Com	Comb at		16 MHz- 25 MHz		33 MHz		Test	Refer to
Pin	Symbol	Parameter	Min (ns)	Max (ns)		Figure		
NUMCLK2	t1	Period	20	500	15	500	2.0V	7.2
NUMCLK2	t2a	High Time	6	ASIS J	6.25	- 1434	2.0V	
NUMCLK2	t2b	High Time	3		4.5	S-Sign	V <sub>CC</sub> -0.8V	
NUMCLK2	t3a	Low Time	6		6.25		2.0V	
NUMCLK2	t3b	Low Time	4		4.5		0.8V	
NUMCLK2	t4	Fall Time	351 0	7		6	From V <sub>CC</sub> - 0.8V to 0.8V	
NUMCLK2	t5	Rise Time	Cast o	7	25 50	6	From 0.8V to V <sub>CC</sub> -0.8V	
NUMCLK2/ CPUCLK2		Ratio	10/16	14/10	10/16	14/10		:370#

# NOTE:

If not used (CKM = 1) tie NUMCLK2 low.

#### Table 7-2c. Other A.C. Parameters

Pin	Symbol	Parameter	Min	Max	Units
RESETIN	t30	Duration	40		NUMCLK2
RESETIN	t31	RESETIN Inactive to 1st Opcode Write	50	aid	NUMCLK2
BUSY#	t32	Duration	6		CPUCLK2
BUSY#, ERROR#	t33	ERROR# (In)Active to BUSY# Inactive	6	1	CPUCLK2
PEREQ, ERROR#	t34	PEREQ Inactive to ERROR# Active	6	05	CPUCLK2
READY#, BUSY#	t35	READY# Active to BUSY# Active	0	4	CPUCLK2
READY#	t36	Minimum Time from Opcode Write to	4	iso latow to	CPUCLK2
ing Temperature		Opcode/Operand Write	Output S	b. Typlosi	
READY#	t37	Minimum Time from Operand Write to Operand Write	4		CPUCLK2






Figure 7-1a. Typical Output Valid Delay vs Load Capacitance at Max Operating Temperature




Figure 7-1b. Typical Output Slew Time vs Load Capacitance at Max Operating Temperature




Figure 7-1c. Maximum I<sub>CC</sub> vs Frequency






Figure 7-2. CPUCLK2/NUMCLK2 Waveform and Measurement Points for Input/Output




Figure 7-3. Output Signals






Figure 7-4. Input and I/O Signals




Figure 7-5. RESET Signal






Figure 7-6. Float from STEN




Figure 7-7. Other Parameters



## **INTEL387 SX MATH** COPROCESSOR INSTRUCTION SET

Instructions for the Intel387 SX Math CoProcessor assume one of the five forms shown in Table 8-1. In all cases, instructions are at least two bytes long and begin with the bit pattern 11011B, which identifies the ESCAPE class of instruction. Instructions that refer to memory operands specify addresses using the CPU's addressing modes.

MOD (Mode field) and R/M (Register/Memory specifier) have the same interpretation as the corresponding fields of CPU instructions (refer to Programmer's Reference Manual for the CPU). SIB (Scale Index Base) byte and DISP (displacement) are optionally present in instructions that have MOD and R/M fields. Their presence depends on the values of MOD and R/M, as for instructions of the CPU.

The instruction summaries that follow in Table 8-2 assume that the instruction has been prefetched. decoded, and is ready for execution; that bus cycles do not require wait states; that there are no local bus HOLD requests delaying processor access to the bus; and that no exceptions are detected during instruction execution. If the instruction has MOD and R/M fields that call for both base and index registers, add one clock.

**Table 8-1. Instruction Formats** 

				Inst	truction	n		$A \setminus A$		Opt	tional
		First E	Byte		1		Secon	d Byte			elds
125	11011	OF	PA	1	M	OD	1	OPB	R/M	SIB	DISP
2	11011	М	F	OPA	M	OD	C	PB*	R/M	SIB	DISP
3	11011	d	Р	OPA	1	1	C	OPB* ST(i)		1/10	
4	11011	0	0	1	1	1	1	OP			
5	11011	0	1	1	1 1		1	OP			
	15-11	10	9	8	7	6	5	4 3 1	2 1 0		

OP = Instruction opcode, possibly split into two fields OPA and OPB

MF = Memory Format

00 - 32-bit real 01 - 32-bit integer

10 - 64-bit real

11 - 16-bit integer

d = Destination

0 - Destination is ST(0)

1 - Destination is ST(i)

R XOR d = 0 - Destination (op) Source R XOR d = 1 - Source (op) Destination

\*In FSUB and FDIV, the low-order bit of OPB is the R (reversed) bit

P = POP

0 - Do not pop stack 1 - Pop stack after operation

ESC = 11011

ST(i) = Register stack element i

000 = Stack top

001 = Second stack element

111 = Eighth stack element



Clerk Court Range		Encoding	Clock Count Range				
Instruction	Byte 0	Byte 1	Optional Bytes 2-6	32-Bit Real	32-Bit Integer	64-Bit Real	16-Bit Integer
DATA TRANSFER							ITEMPITE
FLD = Loada Integer/real memory to ST(0)	ESC MF 1	MOD 000 R/M	SIB/DISP	7 11-20	28-44	20-27	42-53
Long integer memory to ST(0)	ESC 111	MOD 101 R/M	SIB/DISP	1 11-20	30-	i vapinishi li	881/18/2011
	ESC 011	MOD 101 R/M	SIB/DISP	1		The State of the Land of	
Extended real memory to ST(0)	ESC 111	MOD 100 R/M	SIB/DISP	1	49-		
BCD memory to ST(0)	ESC 001	11000 ST(i)	SIB/DISF		(0)78 7-		
31(1) (3 31(0)	ESCOOT	11000 51(1)			/-		
FST = Store				7			
ST(0) to integer/real memory	ESC MF 1	MOD 010 R/M	SIB/DISP	27-45	59-78		58-76
ST(0) to ST(i)	ESC 101	11010 ST(i)			(O) 18 7-	11	
FSTP = Store and Pop		1100 4 5 745	0.417.085				
ST(0) to integer/real memory	ESC MF 1	MOD 011 R/M	SIB/DISP	27-45	59-78	59	58-76
ST(0) to long integer memory	ESC 111	MOD 111 R/M	SIB/DISP		64-	-86	
ST(0) to extended real memory	ESC 011	MOD 111 R/M	SIB/DISP		50-	-56	
ST(0) to BCD memory	ESC 111	MOD 110 R/M	SIB/DISP		116-	-194	
ST(0) to ST(i)	ESC 101	11011 ST (i)			7-		
FXCH = Exchange							
ST(i) and ST(0)	ESC 001	11001 ST(i)			10-	-17	
COMPARISON					<b>B</b> 1236/6	Cl-oilly.	STATE OF THE PARTY
FCOM = Compare							
Integer/real memory to ST(0)	ESC MF 0	MOD 010 R/M	SIB/DISP	15-27	36-54	18-31	39-62
ST(i) to ST(0)	ESC 000	11010 ST(i)	100 089		13-	-21	
FCOMP = Compare and pop		ruso Cerr				scitor school	
Integer/real memory to ST(0)	ESC MF 0	MOD 011 R/M	SIB/DISP	15-27	36-54	18-31	39-62
ST(i) to ST(0)	ESC 000	11011 ST(i)			13-	-21	
FCOMPP = Compare and pop twice						LEATRE	
ST(1) to ST(0)	ESC 110	1101 1001			13-	-21	
FTST = Test ST(0)	ESC 001	1110 0100			17-	-25	
FUCOM = Unordered compare	ESC 101	11100 ST(i)			13-	-21	
FUCOMP = Unordered compare		Total Sales					
and pop	ESC 101	11101 ST(i)			13-	-21	
FUCOMPP = Unordered compare		Electrical Conference					
and pop twice	ESC 010	1110 1001			13-	-21	

Shaded areas indicate instructions not available in 8087/80287.

#### NOTE

a. When loading single or double precision zero from memory, add 5 clocks.

#### Intel387TM SX MATH COPROCESSOR



Otock Colons Nange		Encoding		Clock Count Range			
Instruction	Byte 0	Byte 1	Optional Bytes 2-6	32-Bit Real	32-Bit Integer	64-Bit Real	16-Bit Integer
ARITHMETIC						ALE SE	MENT ATA
FADD = Add	T saidle	L M JEGGG GOL	r 1 1 784 NRS				
Integer/real memory to ST(0)	ESC MF 0	MOD 000 R/M	SIB/DISP	14-31	36-58	19-38	38-64
ST(i) and ST(0)	ESC d P 0	11000 ST(i)	SIB/DISP		12-	-26b	
FSUB = Subtract							
Integer/real memory with ST(0)	ESC MF 0	MOD 10 R R/M	SIB/DISP	14-31	36-58	19-38	38-64°
ST(i) to ST(0)	ESC d P 0	1110 R R/M			12-	-26d	
FMUL = Multiply							
Integer/real memory with ST(0)	ESC MF 0	MOD 001 R/M	SIB/DISP	21-33	45-73	27-57	46-74
ST(i) and ST(0)	ESC d P 0	1100 1 R/M			17-	-50e	
FDIV = Divide	s - saldva	NOD ON PLIM E					
Integer/real memory with ST(0)	ESC MF 0	MOD 11 R R/M	SIB/DISP	79-87	103-116 <sup>f</sup>	85-95	105-1249
ST(i) and ST(0)	ESC d P 0	1111 R R/M	4 110 1811		77-	-80h	
FSQRT   = Square root	ESC 001	1111 1010			97-	-111	
FSCALE = Scale ST(0) by ST(1)	ESC 001	1111 1101			44-	-82	
FPREM = Partial remainder	ESC 001	1111 1000			56-	-140	
FPREM1 = Partial remainder (IEEE)	ESC 001	1111 0101			81-	-168	an europe and the
FRNDINT = Round ST(0) to integer	ESC 001	1111 1100			41-	-62	
FXTRACT = Extract components	F T REVOVE	ADD GIO RAM					
of ST(0)	ESC 001	1111 0100			42-	-63	
FABS = Absolute value of ST(0)	ESC 001	1110 0001			14-	-21	
FCHS = Change sign of ST(0)	ESC 001	1110 0000			17-	-24	
TRANSCENDENTAL		Time and	000 083			(0	HERMIS
FCOSk = Cosine of ST(0)	ESC 001	1111 1111			122-	-680	
FPTANk = Partial tangent of ST(0)	ESC 001	1111 0010			162-	-430i	
FPATAN = Partial arctangent of ST(0)	ESC 001	1111 0011			250-	-420	
FSINk = Sine of ST(0)	ESC 001	1111 1110			121-	-680	
FSINCOSk = Sine and cosine of ST(0)	ESC 001	1111 1011			150-	-650	
F2XM1 = 2ST(0) - 1	ESC 001	1111 0000			167-	-410	
FYL2Xm = ST(1) * log <sub>2</sub> ST(0)	ESC 001	1111 0001			99-	-436	
FYL2XP1n = ST(1) * log <sub>2</sub> [ST(0) + 1.0]	ESC 001	1111 1001			210-	-447	

Shaded areas indicate instructions not available in 8087/80287.

#### NOTES:

- b. Add 3 clocks to the range when d = 1.
- c. Add 1 clock to each range when R = 1.
- d. Add 3 clocks to the range when d = 0.
- e. typical = 52 (When d = 0, 46-54, typical = 49).
- f. Add 1 clock to the range when R = 1.
- g. 135-141 when R = 1.
- h. Add 3 clocks to the range when d = 1.
- $i. -0 \leq ST(0) \leq +\infty$
- j. These timings hold for operands in the range  $|x| < \pi$ . For operands not in this range, up to 76 additional clocks may be needed to reduce the operand.
- $k. 0 \le ST(0) < 263$
- $1. -1.0 \le ST(0) \le 1.0.$
- $\begin{array}{ll} m. \ 0 \leq ST(0) < \infty, \ -\infty < ST(1) < +\infty. \\ n. \ 0 \leq |ST(0)| < [2\text{-SQRT}(2)]/2, \ -\infty < ST(1) < +\infty. \end{array}$



	Encoding				Clock Count Range			
Instruction	Byte 0	Byte 1	Optional Bytes 2-6	32-Bit Real	32-Bit Integer	64-Bit Real	16-Bit Integer	
CONSTANTS								
FLDZ = Load + 0.0 to ST(0)	ESC 001	1110 1110			10-	-17		
FLD1 = Load + 1.0 to ST(0)	ESC 001	1110 1000			15-	-22		
<b>FLDPI</b> = Load $\pi$ to ST(0)	ESC 001	1110 1011			26-	-36		
FLDL2T = Load log <sub>2</sub> (10) to ST(0)	ESC 001	1110 1001			26-	-36		
FLDL2E = Load log <sub>2</sub> (e) to ST(0)	ESC 001	1110 1010			26-	-36		
FLDLG2 = Load log <sub>10</sub> (2) to ST(0)	ESC 001	1110 1100			25-	-35		
FLDLN2 = Load log <sub>e</sub> (2) to ST(0)	ESC 001	1110 1101			26-	-38		
PROCESSOR CONTROL	CoProcess:	nisia X2 Yeelel	d mas the to	engiseb	heed eva		TO USE	
FINIT = Initialize Math CoProcessor	ESC 011	1110 0011			biebrie 3	3		
FLDCW = Load control word from memory	ESC 001	MOD 101 R/M	SIB/DISP		1	9		
FSTCW = Store control word to memory	ESC 001	MOD 111 R/M	SIB/DISP	\$30K3	RUFFFIG1	5		
FSTSW = Store status word to memory	ESC 101	MOD 111 R/M	SIB/DISP		gan mal	5		
FSTSW AX = Store status word to AX	ESC 111	1110 0000				3		
FCLEX = Clear exceptions	ESC 011	1110 0010			one sulfi. go fo ep <b>1</b>	Jest not a 1so bebly		
FSTENV = Store environment	ESC 001	MOD 110 R/M	SIB/DISP	]	117-	-118		
FLDENV = Load environment	ESC 001	MOD 100 R/M	SIB/DISP	21 101 10	8	5		
FSAVE = Save state	ESC 101	MOD 110 R/M	SIB/DISP	nynes of	402-	-403		
FRSTOR = Restore state	ESC 101	MOD 100 R/M	SIB/DISP		4	15		
FINCSTP = Increment stack pointer	ESC 001	1111 0111	ert MERS	eseleme	on ban 2	THE PRINCE		
FDECSTP = Decrement stack pointer	ESC 001	1111 0110			sia oni 2	2		
FFREE = Free ST(i)	ESC 101	1100 0 ST(i)	Same and thus		al edited	8		
FNOP = No operations	ESC 001	1101 0000			unea .01			



# APPENDIX A INTEL387 SX MATH COPROCESSOR COMPATIBILITY

# A.1 8087/80287 Compatibility

This section summarizes the differences between the Intel387 SX Math CoProcessor and the 80287 Math CoProcessor. Any migration from the 8087 directly to the Intel387 SX Math CoProcessor must also take into account the differences between the 8087 and the 80287 Math CoProcessor as listed in Appendix B.

Many changes have been designed into the Intel387 SX Math CoProcessor to directly support the IEEE standard in hardware. These changes result in increased performance by eliminating the need for software that supports the standard.

#### A.1.1 GENERAL DIFFERENCES

The Intel387 SX Math CoProcessor supports only affine closure for infinity arithmetic, not projective closure.

Operands for FSCALE and FPATAN are no longer restricted in range (except for  $\pm \infty$ ); F2XM1 and FPTAN accept a wider range of operands.

Rounding control is in effect for FLD constant.

Software cannot change entries of the tag word to values (other than empty) that differ from actual register contents.

After reset, FINIT, and incomplete FPREM, the Intel387 SX Math CoProcessor resets to zero the condition code bits  $C_3-C_0$  of the status word.

In conformance with the IEEE standard, the Intel387 SX Math CoProcessor does not support the special data formats pseudo-zero, pseudo-NaN, pseudo-infinity, and unnormal.

The denormal exception has a different purpose on the Intel387 SX Math CoProcessor. A system that uses the denormal exception handler solely to normalize the denormal operands, would better mask the denormal exception on the Intel387 SX Math CoProcessor. The Intel387 SX Math CoProcessor automatically normalizes denormal operands when the denormal exception is masked.



#### A.1.2 EXCEPTIONS

A number of differences exist due to changes in the IEEE standard and to functional improvements to the architecture of the Intel387 SX Math CoProcessor:

- When the overflow or underflow exception is masked, the Intel387 SX Math CoProcessor differs from the 80287 in rounding when overflow or underflow occurs. The Intel387 SX Math CoProcessor produces results that are consistent with the rounding mode.
- 2. When the underflow exception is masked, the Intel387 SX Math CoProcessor sets its underflow flag only if there is also a loss of accuracy during denormalization.
- 3. Fewer invalid-operations exceptions due to denormal operand, because the instructions FSQRT, FDIV, FPREM, and conversions to BCD or to integer normalize denormal operands before proceeding.
- The FSQRT, FBSTP, and FPREM instructions may cause underflow, because they support denormal operands.
- 5. The denormal exception can occur during the transcendental instruction and the FXTRACT instruction.
- 6. The denormal exception no longer takes precedence over all other exceptions.
- 7. When the denormal exception is masked, the Intel387 SX Math CoProcessor automatically normalizes denormal operands. The 8087/80287 performs unnormal arithmetic, which might produce an unnormal result.
- 8. When the operand is zero, the FXTRACT instruction reports a zero-divide exception and leaves  $-\infty$  in ST(1).
- The status word has a new bit (SF) that signals when invalid-operation exceptions are due to stack underflow or overflow.
- 10. FLD extended precision no longer reports denormal exceptions, because the instruction is not numeric.
- 11. FLD single/double precision when the operand is denormal converts the number to extended precision and signals the denormal operand exception. When loading a signaling NaN, FLD single/double precision signals an invalid-operation exception.
- 12. The Intel387 SX Math CoProcessor only generates quiet NaNs (as on the 80287); however, the Intel387 SX Math CoProcessor distinguishes between quiet NaNs and signaling NaNs. Signaling NaNs trigger exceptions when they are used as operands; quiet NaNs do not (except for FCOM, FIST, and FBSTP which also raise IE for quiet NaNs).
- 13. When stack overflow occurs during FPTAN and overflow is masked, both ST(0) and ST(1) contain quiet NaNs. The 80287/8087 leaves the original operand in ST(1) intact.
- 14. When the scaling factor is  $\pm \infty$ , the FSCALE instruction behaves as follows:
  - FSCALE (0, ∞) generates the invalid operation exception.
  - FSCALE (finite, -∞) generates zero with the same sign as the scaled operand.
  - FSCALE (finite, +∞) generates ∞ with the same sign as the scaled operand.
  - The 8087/80287 returns zero in the first case and raises the invalid-operation exception in the other cases.
- 15. The Intel387 SX Math CoProcessor returns signed infinity/zero as the unmasked response to massive overflow/underflow. The 8087 and 80287 support a limited range for the scaling factor; within this range either massive overflow/underflow do not occur or undefined results are produced.



# APPENDIX B COMPATIBILITY BETWEEN THE 80287 AND 8087 MATH COPROCESSOR

The 80286/80287 operating in Real Address mode will execute 8086/8087 programs without major modification. However, because of differences in the handling of numeric exceptions by the 80287 Math CoProcessor and the 8087 Math CoProcessor, exception handling routines *may* need to be changed. This appendix summarizes the differences between the 80287 Math CoProcessor and the 8087 Math CoProcessor, and provides details showing how 8087/8087 programs can be ported to the 80286/80287.

- The Math CoProcessor signals exceptions through a dedicated ERROR# line to the 80286. The Math CoProcessor error signal does not pass through an interrupt controller (the 8087 INT signal does). Therefore, any interrupt controller oriented instructions in numeric exception handlers for the 8086/8087 should be deleted.
- 2. The 8087 instructions FENI and FDISI perform no useful function in the 80287. If the 80287 encounters one of these opcodes in its instruction stream, the instruction will effectively be ignored; none of the 80287 internal states will be updated. While 8086/8087 programs containing the instruction may be executed on the 80286/80287, it is unlikely that the exception handling routines containing these instructions will be completely portable to the 80287.
- 3. Interrupt vector 16 must point to the numeric exception handling routine.
- 4. The ESC instruction address saved in the 80287 includes any leading prefixes before the ESC opcode. The corresponding address saved in the 8087 does not include leading prefixes.
- In Protected Address mode, the format of the 80287's saved instruction and address pointers is different than for the 8087. The instruction opcode is not saved in Protected mode; exception handlers will have to retrieve the opcode from memory if needed.
- 6. Interrupt 7 will occur in the 80286 when executing ESC instructions with either TS (task switched) or EM (emulation) of the 80286 MSW set (TS = 1 or EM = 1). It TS is set, then a WAIT instruction will also cause interrupt 7. An exception handler should be included in 80286/80287 code to handle these situations.
- 7. Interrupt 9 will occur if the second or subsequent words of a floating point operand fall outside a segment's size. Interrupt 13 will occur if the starting address of a numeric operand falls outside a segment's size. An exception handler should be included in 80286/80287 code to report these programming errors.
- 8. Except for the processor control instructions, all of the 80287 numeric instructions are automatically synchronized by the 80286 CPU; the 80286 CPU automatically tests the BUSY # line from the 80287 to ensure that the 80287 has completed its previous instruction before executing the next ESC instruction. No explicit WAIT instructions are required to assure this synchronization. For the 8087 used witth 8086 and 8088 processors, explicit WAITs are required before each numeric instruction to ensure synchronization. Although 8086/8087 programs having explicit WAIT instructions will execute perfectly on the 80286/80287 without reassembly, these WAIT instructions are unnecessary.
- 9. Since the 80287 does not require WAIT instructions before each numeric instruction, the ASM286 assembler does not automatically generate these WAIT instructions. The ASM86 assembler, however, automatically precedes every ESC instruction with a WAIT instruction. Although numeric routines generated using the ASM86 assembler will generally execute correctly on the 80286/80287, reassembly using ASM286 may result in a more compact code image.

The processor control instructions for the 80287 may be coded using either a WAIT or No-WAIT form of mnemonic. The WAIT forms of these instructions cause ASM286 to precede the ESC instructions with a CPU WAIT instruction, in the identical manner as does ASM86.



# 82380

# HIGH PERFORMANCE 32-BIT DMA CONTROLLER WITH INTEGRATED SYSTEM SUPPORT PERIPHERALS

- High Performance 32-Bit DMA Controller
- 50 MBytes/sec Maximum Data
  Transfer Rate at 25 MHz
  - 8 Independently Programmable Channels
- **20-Source Interrupt Controller** 
  - Individually Programmable Interrupt Vectors
  - 15 External, 5 Internal Interrupts
  - -82C59A Superset
- Four 16-Bit Programmable Interval Timers
  - -82C54 Compatible


- Programmable Wait State Generator

   0 to 15 Wait States Pipelined

   1 to 16 Wait States Non-Pipelined
- **DRAM Refresh Controller**
- 80386 Shutdown Detect and Reset Control
  - Software/Hardware Reset
- **High Speed CHMOS III Technology**
- 132-Pin PGA Package (See Packaging Handbook Order 240800-001, Package Type A)
- Optimized for use with the 80386 Microprocessor
  - Resides on Local Bus for Maximum
    Bus Bandwidth
  - 16, 20, and 25 MHz Clock

The 82380 is a multi-function support peripheral that integrates system functions necessary in an 80386 environment. It has eight channels of high performance 32-bit DMA with the most efficient transfer rates possible on the 80386 bus. System support peripherals integrated into the 82380 provide Interrupt Control, Timers. Wait State generation, DRAM Refresh Control, and System Reset logic.

The 82380's DMA Controller can transfer data between devices of different data path widths using a single channel. Each DMA channel operates independently in any of several modes. Each channel has a temporary data storage register for handling non-aligned data without the need for external alignment logic.



November 1991 Order Number: 290128-006



# TABLE OF CONTENTS

CONTENTS
1.0 FUNCTIONAL OVERVIEW       1-46         1.1 82380 Architecture       1-46         1.1.1 DMA Controller       1-46         1.1.2 Programmable Interval Timers       1-47         1.1.3 Interrupt Controller       1-47         1.1.4 Wait State Generator       1-47         1.1.5 DRAM Refresh Controller       1-47         1.1.6 CPU Reset Function       1-47         1.1.7 Register Map Relocation       1-47         1.2 Host Interface       1-47         1.3 IBM-PC System Compatibility       1-47
2.0 80386 HOST INTERFACE       1-47         2.1 Master and Slave Modes       1-47         2.2 80386 Interface Signals       1-47         2.2.1 Clock (CLK2)       1-47         2.2.2 Data Bus (D0-D31)       1-47         2.2.3 Address Bus (A31-A2)       1-47         2.2.4 Byte Enable (BE3#-BE0#)       1-47         2.2.5 Bus Cycle Definition Signals (D/C#, W/R#, M/IO#)       1-47         2.2.6 Address Status (ADS#)       1-47         2.2.7 Transfer Acknowledge (READY#)       1-47         2.2.8 Next Address Request (NA#)       1-47         2.2.9 Reset (RESET, CPURST)       1-47         2.2.10 Interrupt Out (INT)       1-47         2.3 82380 Bus Timing       1-47         2.3.1 Address Pipelining       1-47         2.3.2 Master Mode Bus Timing       1-47         2.3.3 Slave Mode Bus Timing       1-48
3.0 DMA CONTROLLER       1-48         3.1 Functional Description       1-48         3.2 Interface Signals       1-48         3.2.1 DREQn and EDACK (0-2)       1-48         3.2.2 HOLD and HLDA       1-48         3.2.3 EOP#       1-48         3.3 Modes of Operation       1-48         3.3.1 Target/Requester Definition       1-48         3.3.2 Buffer Transfer Processes       1-48         3.3.3 Data Transfer Modes       1-48         3.3.4 Channel Priority Arbitration       1-49         3.3.5 Combining Priority Modes       1-49         3.3.6 Bus Operation       1-49         3.3.6.1 Fly-By Transfers       1-49         3.3.6.2 Two-Cycle Transfers       1-49         3.3.6.3 Data Path Width and Data Transfer Rate Considerations       1-49         3.4 Bus Arbitration and Handshaking       1-49         3.4.1 Synchronous and Asynchronous Sampling of DREQn and EOP#       1-49         3.4.2 Arbitration of Cascaded Master Requests       1-50         3.4.3 Arbitration of Refresh Requests       1-50



CONTENTS	PAGE
3.0 DMA CONTROLLER (Continued)	
3.5 DMA Controller Register Overview	1-503
3.5.1 Control/Status Registers	
3.5.2 Channel Registers	1-504
3.5.3 Temporary Registers	
3.6 DMA Controller Programming	TUME MOTHER T. M. M. T. S. A. 1-506
3.6.1 Buffer Processes	
3.6.1.1 Single Buffer Process	
3.6.1.2 Buffer Auto-Initialize Process	
3.6.1.3 Buffer Chaining Process	
3.6.2 Data Transfer Modes	
3.6.3 Cascaded Bus Masters	
3.6.4 Software Commands	
3.7 Register Definitions	1-508
3.8 8237A Compatibility	I.A
4.0 PROGRAMMABLE INTERRUPT CONTROLLER	
4.1 Functional Description	
4.1.1 Internal Block Diagram	
4.1.2 Interrupt Controller Banks	Z I netaloeli prow longo Z Z Z 4 547
4.2 Interface Signals 4.2.1 Interrupt Inputs	1-51/
4.2.2 Interrupt Output (INT)	
4.3 Bus Functional Description	
4.4 Modes of Operation	
4.4.1 End-Of-Interrupt	
4.4.2 Interrupt Priorities	
4.4.2.1 Fully Nested Mode	
4.4.2.2 Automatic Rotation—Equal Priority Devices	1-521
4.4.2.3 Specific Rotation—Specific Priority	
4.4.2.4 Interrupt Priority Mode Summary	1-522
4.4.3 Interrupt Masking	
4.4.4 Edge Or Level Interrupt Triggering	stantil male a parez delat a c a 1-523
4.4.5 Interrupt Cascading	
4.4.5.1 Special Fully Nested Mode	
4.4.6 Reading Interrupt Status	
4.4.6.1 Poll Command	
4.4.6.2 Reading Interrupt Registers	
4.5 Register Set Overview	1-524
4.5.1 Initialization Command Words (ICW)	
4.5.2 Operation Control Words (OCW)	
4.5.3 Poll/Interrupt Request/In-Service Status Register	er
4.5.4 Interrupt Mask Register (IMR)	
4.5.5 Vector Register (VR)	1-527
4.6 Programming	
4.6.1 Initialization (ICW)	
4.6.2 Vector Registers (VR)	1-528
4.6.3 Operation Control Words (OCW)	1-528
4.6.3.1 Read Status And Poll Commands (OCW3)	
4.7 Register Bit Definition	
4.8 Register Operational Summary	1-532



	PAGE
5.0 PROGRAMMABLE INTERVAL TIMER  5.1 Functional Description 5.1.1 Internal Architecture  5.2 Interface Signals 5.2.1 CLKIN 5.2.2 TOUT1, TOUT2#, TOUT3# 5.2.3 GATE 5.3 Modes of Operation 5.3.1 Mode 0—Interrupt On Terminal Count 5.3.2 Mode 1—GATE Retriggerable One-Shot 5.3.3 Mode 2—Rate Generator 5.3.4 Mode 3—Square Wave Generator	1-533 1-534 1-535 1-535 1-535 1-535 1-536 1-536 1-536 1-536
5.3.5 Mode 4—Initial Count Triggered Strobe 5.3.6 Mode 5—GATE Retriggerable Strobe 5.3.7 Operation Common to All Modes 5.3.7.1 GATE 5.3.7.2 Counter 5.4 Register Set Overview 5.4.1 Counter 0, 1, 2, 3 Registers 5.4.2 Control Word Register I & II 5.5 Programming 5.5.1 Initialization 5.5.2 Read Operation 5.6 Register Bit Definitions	1-542 1-543 1-543 1-543 1-543 1-544 1-544 1-544 1-544 1-544
6.0 WAIT STATE GENERATOR 6.1 Functional Description 6.2 Interface Signals 6.2.1 READY# 6.2.2 READYO# 6.2.3 WSC(0-1) 6.3 Bus Function 6.3.1 Wait States in Non-Pipelined Cycle 6.3.2 Wait States in Pipelined Cycle 6.3.3 Extending and Early Terminating Bus Cycle 6.4 Register Set Overview 6.5 Programming 6.6 Register Bit Definition 6.7 Application Issues 6.7.1 External 'READY' Control Logic	1-548 1-549 1-549 1-549 1-550 1-550 1-551 1-552 1-553 1-554 1-554 1-554
7.0 DRAM REFRESH CONTROLLER  7.1 Functional Description  7.2 Interface Signals  7.2.1 TOUT1/REF#  7.3 Bus Function  7.3.1 Arbitration  7.4 Modes of Operation  7.4.1 Word Size and Refresh Address Counter  7.5 Register Set Overview  7.6 Programming  7.7 Register Bit Definition	1-556 1-556 1-556 1-557 1-557 1-558 1-558

	,		

CONTENTS	PAGE
8.0 RELOCATION REGISTER AND ADDRESS D 8.1 Relocation Register 8.1.1 I/O-Mapped 82380 8.1.2 Memory-Mapped 82380 8.2 Address Decoding	1-558 1-559 1-559
9.2 Software Reset	
	PORTS 1-560 1-560 1-560
11.0 INTEL RESERVED I/O PORTS	
12.2 Pin Assignment	1-561 1-561 1-562 1-564 1-566
13.0 ELECTRICAL DATA  13.1 Power and Grounding  13.2 Power Decoupling  13.3 Unused Pin Recommendations  13.4 ICE-386 Support  13.5 Maximum Ratings  13.6 D.C. Specifications  13.7 A.C. Specifications	1-567 1-567 1-567 1-567 1-568 1-568 1-570
APPENDIX A-Ports Listed by Address	1-579
APPENDIX B—Ports Listed by Function	
APPENDIX C—Pin Descriptions	1-587
APPENDIX D—System Notes	TOTAL



#### 1.0 FUNCTIONAL OVERVIEW

The 82380 contains several independent functional modules. The following is a brief discussion of the components and features of the 82380. Each module has a corresponding detailed section later in this data sheet. Those sections should be referred to for design and programming information.

#### 1.1 82380 Architecture

The 82380 is comprised of several computer system functions that are normally found in separate LSI and VLSI components. These include: a high-performance, eight-channel, 32-bit Direct Memory Access Controller; a 20-level Programmable Interrupt Controller which is a superset of the 82C59A; four 16-bit Programmable Interval Timers which are functionally equivalent to the 82C54 timers; a DRAM Refresh Controller; a Programmable Wait State Generator; and system reset logic. The interface to the 82380 is optimized for high-performance operation with the 80386 microprocessor.

The 82380 operates directly on the 80386 bus. In the Slave mode, it monitors the state of the proces-

sor at all times and acts or idles according to the commands of the host. It monitors the address pipeline status and generates the programmed number of wait states for the device being accessed. The 82380 also has logic to reset the 80386 via hardware or software reset requests and processor shutdown status.

After a system reset, the 82380 is in the Slave mode. It appears to the system as an I/O device. It becomes a bus master when it is performing DMA transfers.

To maintain compatibility with existing software, the registers within the 82380 are accessed as bytes. If the internal logic of the 82380 requires a delay before another access by the processor, wait states are automatically inserted into the access cycle. This allows the programmer to write initialization routines, etc. without regard to hardware recovery times.

Figure 1-1 shows the basic architectural components of the 82380. The following sections briefly discuss the architecture and function of each of the distinct sections of the 82380.




Figure 1-1. Architecture of the 82380



#### 1.1.1 DMA CONTROLLER O 19891 OF 19891 OF 19891

The 82380 contains a high-performance, 8-channel, 32-bit DMA controller. It is capable of transferring any combination of bytes, words, and double words. The addresses of both source and distination can be independently incremented, decremented or held constant, and cover the entire 32-bit physical address space of the 80386. It can disassemble and assemble misaligned data via a 32-bit internal temporary data storage register. Data transferred between devices of different data path widths can also be assembled and disassembled using the internal temporary data storage register. The DMA Controller can also transfer aligned data between I/O and memory on the fly, allowing data transfer rates up to 32 megabytes per second for an 82380 operating at 16 MHz. Figure 1-2 illustrates the functional components of the DMA Controller.

There are twenty-four general status and command registers in the 82380 DMA Controller. Through these registers any of the channels may be programmed into any of the possible modes. The operating modes of any one channel are independent of the operation of the other channels.

Each channel has three programmable registers which determine the location and amount of data to be transferred:

Byte Count Register—Number of bytes to transfer. (24-bits)

Requester Register—Address of memory or peripheral which is requesting DMA service. (32-bits)

Target Register—Address of peripheral or memory which will be accessed. (32-bits)

There are also port addresses which, when accessed, cause the 82380 to perform specific functions. The actual data written does not matter, the act of writing to the specific address causes the command to be executed. The commands which operate in this mode are: Master Clear, Clear Terminal Count Interrupt Request, Clear Mask Register, and Clear Byte Pointer Flip-Flop.

DMA transfers can be done between all combinations of memory and I/O; memory-to-memory, memory-to-I/O, I/O-to-memory, and I/O-to-I/O. DMA service can be requested through software and/or hardware. Hardware DMA acknowledge signals are available for all channels (except channel 4) through an encoded 3-bit DMA acknowledge bus (EDACK0-2).




Figure 1-2. 82380 DMA Controller



The 82380 DMA controller transfers blocks of data (buffers) in three modes: Single Buffer, Buffer Auto-Initialize, and Buffer Chaining. In the Single Buffer Process, the 82380 DMA Controller is programmed to transfer one particular block of data. Successive transfers then require reprogramming of the DMA channel. Single Buffer transfers are useful in systems where it is known at the time the transfer begins what quantity of data is to be transferred, and there is a contiguous block of data area available.

The Buffer Auto-Initialize Process allows the same data area to be used for successive DMA transfers without having to reprogram the channel.

The Buffer Chaining Process allows a program to specify a list of buffer transfers to be executed. The 82380 DMA Controller, through interrupt routines, is reprogrammed from the list. The channel is reprogrammed for a new buffer before the current buffer transfer is complete. This pipelining of the channel programming process allows the system to allocate non-contiguous blocks of data storage space, and transfer all of the data with one DMA process. The buffers that make up the chain do not have to be in contiguous locations.

Channel priority can be fixed or rotating. Fixed priority allows the programmer to define the priority of DMA channels based on hardware or other fixed parameters. Rotating priority is used to provide peripherals access to the bus on a shared basis.

With fixed priority, the programmer can set any channel to have the current lowest priority. This al-

lows the user to reset or manually rotate the priority schedule without reprogramming the command registers.

#### 1.1.2 PROGRAMMABLE INTERVAL TIMERS

Four 16-bit programmable interval timers reside within the 82380. These timers are identical in function to the timers in the 82C54 Programmable Interval Timer. All four of the timers share a common clock input which can be independent of the system clock. The timers are capable of operating in six different modes. In all of the modes, the current count can be latched and read by the 80386 at any time, making these very versatile event timers. Figure 1-3 shows the functional components of the Programmable Interval Timers.

The outputs of the timers are directed to key system functions, making system design simpler. Timer 0 is routed directly to an interrupt input and is not available externally. This timer would typically be used to generate time-keeping interrupts.

Timers 1 and 2 have outputs which are available for general timer/counter purposes as well as special functions. Timer 1 is routed to the refresh control logic to provide refresh timing. Timer 2 is connected to an interrupt request input to provide other timer functions. Timer 3 is a general purpose timer/counter whose output is available to external hardware. It is also connected internally to the interrupt request which defaults to the highest priority (IRQ0).




Figure 1-3. Programmable Interval Timers—Block Diagram



#### 1.1.3 INTERRUPT CONTROLLER

The 82380 has the equivalent of three enhanced 82C59A Programmable Interrupt Controllers. These controllers can all be operated in the Master mode, but the priority is always as if they were cascaded. There are 15 interrupt request inputs provided for the user, all of which can be inputs from external slave interrupt controllers. Cascading 82C59As to these request inputs allows a possible total of 120 external interrupt requests. Figure 1-4 is a block diagram of the 82380 Interrupt Controller.

Each of the interrupt request inputs can be individually programmed with its own interrupt vector, allowing more flexibility in interrupt vector mapping than was available with the 82C59A. An interrupt is provided to alert the system that an attempt is being

made to program the vectors in the method of the 82C59A. This provides compatibility of existing software that used the 82C59A or 8259A with new designs using the 82380.

In the event of an unrequested or otherwise erroneous interrupt acknowledge cycle, the 82380 Interrupt Controller issues a default vector. This vector, programmed by the system software, will alert the system of unsolicited interrupts of the 80386.

The functions of the 82380 Interrupt Controller are identical to the 82C59A, except in regards to programming the interrupt vectors as mentioned above. Interrupt request inputs are programmable as either edge or level triggered and are software maskable. Priority can be either fixed or rotating and interrupt requests can be nested.




Figure 1-4. 82380 Interrupt Controller—Block Diagram



Enhancements are added to the 82380 for cascading external interrupt controllers. Master to Slave handshaking takes place on the data bus, instead of dedicated cascade lines.

#### 1.1.4 WAIT STATE GENERATOR

The Wait State Generator is a programmable READY generation circuit for the 80386 bus. A peripheral requiring wait states can request the Wait State Generator to hold the processor's READY input inactive for a predetermined number of bus states. Six different wait state counts can be programmed into the Wait State Generator by software; three for memory accesses and three for I/O accesses. A block diagram of the 82380 Wait State Generator is shown in Figure 1-5.

The peripheral being accessed selects the required wait state count by placing a code on a 2-bit wait state select bus. This code along with the M/IO# signal from the bus master is used to select one of six internal 4-bit wait state registers which has been programmed with the desired number of wait states. From zero to fifteen wait states can be programmed into the wait state registers. The Wait State Generator tracks the state of the processor or current bus master at all times, regardless of which device is the current bus master and regardless of whether or not the Wait State Generator is currently active.

The 82380 Wait State Generator is disabled by making the select inputs both high. This allows hardware which is intelligent enough to generate its own ready signal to be accessed without penalty. As previously

mentioned, deselecting the Wait State Generator does not disable its ability to determine the proper number of wait states due to pipeline status in subsequent bus cycles.

The number of wait states inserted into a pipelined bus cycle is the value in the selected wait state register. If the bus master is operating in the non-pipelined mode, the Wait State Generator will increase the number of wait states inserted into the bus cycle by one.

On reset, the Wait State Generator's registers are loaded with the value FFH, giving the maximum number of wait states for any access in which the wait state select inputs are active.

#### 1.1.5 DRAM REFRESH CONTROLLER

The 82380 DRAM Refresh Controller consists of a 24-bit refresh address counter and bus arbitration logic. The output of Timer 1 is used to periodically request a refresh cycle. When the controller receives the request, it requests access to the system bus through the HOLD signal. When bus control is acknowledged by the processor or current bus master, the refresh controller executes a memory read operation at the address currently in the Refresh Address Register. At the same time, it activates a refresh signal (REF#) that the memory uses to force a refresh instead of a normal read. Control of the bus is transferred to the processor at the completion of this cycle. Typically a refresh cycle will take six clock cycles to execute on an 80386 bus.




Figure 1-5. 82380 Wait State Generator—Block Diagram



The 82380 DRAM Refresh Controller has the highest priority when requesting bus access and will interrupt any active DMA process. This allows large blocks of data to be moved by the DMA controller without affecting the refresh function. Also the DMA controller is not required to completely relinquish the bus, the refresh controller simply steals a bus cycle between DMA accesses.

The amount by which the refresh address is incremented is programmable to allow for different bus widths and memory bank arrangements.

#### 1.1.6 CPU RESET FUNCTION

The 82380 contains a special reset function which can respond to hardware reset signals from the 82384, as well as a software reset command. The circuit will hold the 80386's RESET line active while an external hardware reset signal is present at its RESET input. It can also reset the 80386 processor as the result of a software command. The software reset command causes the 82380 to hold the processor's RESET line active for a minimum of 62 CLK2 cycles; enough time to allow an 80386 to re-initialize.

The 82380 can be programmed to sense the shutdown detect code on the status lines from the 80386. If the Shutdown Detect function is enabled, the 82380 will automatically reset the processor. A diagnostic register is available which can be used to determine the cause of reset.

#### 1.1.7 REGISTER MAP RELOCATION

After a hardware reset, the internal registers of the 82380 are located in I/O space beginning at port address 0000H. The map of the 82380's registers is relocatable via a software command. The default mapping places the 82380 between I/O addresses 0000H and 00DBH. The relocation register allows this map to be moved to any even 256-byte boundary in the processor's 16-bit I/O address space or any even 16-Mbyte boundary in the 32-bit memory address space.

#### 1.2 Host Interface

The 82380 is designed to operate efficiently on the local bus of an 80386 microprocessor. The control

signals of the 82380 are identical in function to those of the 80386. As a slave, the 82380 operates with all of the features available on the 80386 bus. When the 82380 is in the Master mode, it looks identical to the 80386 to the connected devices.

The 82380 monitors the bus at all times, and determines whether the current bus cycle is a pipelined or non-pipelined access. All of the status signals of the processor are monitored.

The control, status, and data registers within the 82380 are located at fixed addresses relative to each other, but the group can be relocated to either memory or I/O space and to different locations within those spaces.

As a Slave device, the 82380 monitors the control/status lines of the CPU. The 82380 will generate all of the wait states it needs whenever it is accessed. This allows the programmer the freedom of accessing 82380 registers without having to insert NOPs in the program to wait for slower 82380 internal registers.

The 82380 can determine if a current bus cycle is a pipelined or a non-pipelined cycle. It does this by monitoring the ADS# and READY# signals and thereby keeping track of the current state of the 80386

As a bus master, the 82380 looks like an 80386 to the rest of the system. This enables the designer greater flexibility in systems which include the 82380. The designer does not have to alter the interfaces of any peripherals designed to operate with the 80386 to accommodate the 82380. The 82380 will access any peripherals on the bus in the same manner as the 80386, including recognizing pipelined bus cycles.

The 82380 is accessed as an 8-bit peripheral. This is done to maintain compatibility with existing system architectures and software. The 80386 places the data of all 8-bit accesses either on D (0-7) or D (8-15). The 82380 will only accept data on these lines when in the Slave mode. When in the Master mode, the 82380 is a full 32-bit machine, sending and receiving data in the same manner as the 80386.



# 1.3 IBM PC\* System Compatibility

The 82380 is an 80386 companion device designed to provide an enhancement of the system functions common to most small computer systems. It is modeled after and is a superset of the Intel peripheral products found in the IBM PC, PC-AT, and other popular small computers.

#### 2.0 80386 HOST INTERFACE

The 82380 contains a set of interface signals to operate efficiently with the 80386 host processor. These signals were designed so that minimal hardware is needed to connect the 82380 to the 80386.

Figure 2-1 depicts a typical system configuration with the 80386 processor. As shown in the diagram, the 82380 is designed to interface directly with the 80386 bus.

\*IBM PC and IBM PC-AT are registered trademarks of International Business Machines Inc.

Since the 82380 is residing on the opposite side of the data bus transceiver (with respect to the rest of the peripherals in the system), it is important to note that the transceiver should be controlled so that contention between the data bus transceiver and the 82380 will not occur. In order to do this, port address decoding logic should be included in the direction and enable control logic of the transceiver. When any of the 82380 internal registers is read, the data bus transceiver should be disabled so that only the 82380 will drive the local bus.

This section describes the basic bus functions of the 82380 to show how this device interacts with the 80386 processor. Other signals which are not directly related to the host interface will be discussed in their associated functional block description.




Figure 2-1. 80386/82380 System Configuration

#### 2.1 Master and Slave Modes

At any time, the 82380 acts as either a Slave device or a Master device in the system. Upon reset, the 82380 will be in the Slave Mode. In this mode, the 80386 processor can read/write into the 82380 internal registers. Initialization information may be programmed into the 82380 during Slave Mode.

When DMA service (including DRAM Refresh Cycles generated by the 82380) is requested, the 82380 will request and subsequently get control of the 80386 local bus. This is done through the HOLD and HLDA (Hold Acknowledge) signals. When the 80386 processor responds by asserting the HLDA signal, the 82380 will switch into Master Mode and perform DMA transfers. In this mode, the 82380 is the bus master of the system. It can read/write data from/to memory and peripheral devices. The 82380 will return to the Slave Mode upon completion of DMA transfers, or when HLDA is negated.

# 2.2 80386 Interface Signals

As mentioned in the Architecture section, the Bus Interface module of the 82380 (see Figure 1-1) contains signals that are directly connected to the 80386 host processor. This module has separate 32-bit Data and Address busses. Also, it has additional control signals to support different bus operations on the system. By residing on the 80386 local bus, the 82380 shares the same address, data and control lines with the processor. The following subsections discuss the signals which interface to the 80386 host processor.

#### 2.2.1 CLUCK (CLNZ)

The CLK2 input provides fundamental timing for the 82380. It is divided by two internally to generate the 82380 internal clock. Therefore, CLK2 should be driven with twice the 80386's frequency. In order to maintain synchronization with the 80386 host processor, the 82380 and the 80386 should share a common clock source.

The internal clock consists of two phases: PHI1 and PHI2. Each CLK2 period is a phase of the internal clock. PHI2 is usually used to sample input and set up internal signals and PHI1 is for latching internal data. Figure 2-2 illustrates the relationship of CLK2 and the 82380 internal clock signals. The CPURST signal generated by the 82380 guarantees that the 80386 will wake up in phase with PHI1.

# 2.2.2 DATA BUS (D0-D31)

This 32-bit three-state bidirectional bus provides a general purpose data path between the 82380 and the system. These pins are tied directly to the corresponding Data Bus pins of the 80386 local bus. The Data Bus is also used for interrupt vectors generated by the 82380 in the Interrupt Acknowledge cycle.

During Slave I/O operations, the 82380 expects a single byte to be written or read. When the 80386 host processor writes into the 82380, either D0-D7 or D8-D15 will be latched into the 82380, depending upon how the Byte Enable (BE0#-BE#3) signals are driven. The 82380 does not need to look at D16-D31 since the 80386 duplicates the single byte




Figure 2-2. CLK2 and 82380 Internal Clock



data on both halves of the bus. When the 80386 host processor reads from the 82380, the single byte data will be duplicated four times on the Data Bus; i.e., on D0-D7, D8-D15, D16-D23 and D24-D31.

During Master Mode, the 82380 can transfer 32-, 16-, and 8-bit data between memory (or I/O devices) and I/O devices (or memory) via the Data Bus.

#### 2.2.3 ADDRESS BUS (A31-A2)

These three-state bidirectional signals are connected directly to the 80386 Address Bus. In the Slave Mode, they are used as input signals so that the processor can address the 82380 internal ports/registers. In the Master Mode, they are used as output signals by the 82380 to address memory and peripheral devices. The Address Bus is capable of addressing 4 G-bytes of physical memory space (00000000H to FFFFFFFFH), and 64 K-bytes of I/O addresses (00000000H to 0000FFFFH).

#### 2.2.4 BYTE ENABLE (BE3#-BE0#)

These bidirectional pins select specific byte(s) in the double word addressed by A31–A2. Similar to the Address Bus function, these signals are used as inputs to address internal 82380 registers during Slave Mode operation. During Master Mode operation, they are used as outputs by the 82380 to address memory and I/O locations.

# NOTE: See and we have seen an

In addition to the above function, BE3# is used to enable a production test mode and must be LOW during reset. The 80386 processor will automatically hold BE3# LOW during RESET.

The definitions of the Byte Enable signals depend upon whether the 82380 is in the Master or Slave Mode. These definitions are depicted in Table 2-1.

**Table 2-1. Byte Enable Signals** 

#### As INPUTS (Slave Mode):

BE3#-BE0#	Implied A1, A0	Data Bits Written to 82380*
XXX0	00	D0-D7
XX01	and-80 101 1800 88	D8-D15
X011	nd nogu pr10	D0-D7
X111	into one clart1	D8-D15

X-DON'T CARE

#### As OUTPUTS (Master Mode):

BE3#-BE0#	Byte to be Accessed Relative to A31-A2	Data Bus During WRITE Only					
		D24-31	D16-23	D8-15	D0-7		
1110	0	U	U	U	Α		
1101	1	U	U	Α	A		
1011	2	U	A	U	A		
0111	3	A	U	A	A		
1001	1, 2	U	В	Α	A		
1100	0, 1	U	U	В	A		
0011	2,3	В	A	В	A		
1000	0, 1, 2	U	C	В	A		
0001	1, 2, 3	C	В	Α	A		
0000	0, 1, 2, 3	D	C	В	A		

U = Undefined

<sup>\*</sup>During READ, data will be duplicated on D0-D7, D8-D15, D16-D23, and D24-D31.

During WRITE, the 80386 host processor duplicates data on D0-D15, and D16-D31, so that the 82380 is concerned only with the lower half of the Data Bus.

A = Logical D0-D7

B = Logical D8-D15

C = Logical D16-D23 D = Logical D24-D31

<sup>\*</sup>Actual number of bytes accessed depends upon the programmed data path width.



# 2.2.5 BUS CYCLE DEFINITION SIGNALS (D/C#, W/R#, M/IO#)

These three-state bidirectional signals define the type of bus cycle being performed. W/R# distinguishes between write and read cycles. D/C# distinguishes between processor data and control cycles. M/IO# distinguishes between memory and I/O cycles.

During Slave Mode, these signals are driven by the 80386 host processor; during Master Mode, they are driven by the 82380. In either mode, these signals will be valid when the Address Status (ADS#) is driven LOW. Exact bus cycle definitions are given in Table 2-2. Note that some combinations are recognized as inputs, but not generated as outputs. In the Master Mode, D/C# is always HIGH.

#### 2.2.6 ADDRESS STATUS (ADS#)

This bidirectional signal indicates that a valid address (A2–A31, BE0#–BE3#) and bus cycle definition (W/R#, D/C#, M/IO#) is being driven on the bus. In the Master Mode, it is driven by the 82380 as an output. In the Slave Mode, this signal is monitored as an input by the 82380. By the current and past status of ADS# and the READY# input, the 82380 is able to determine, during Slave Mode, if the next bus cycle is a pipelined address cycle. ADS# is asserted during T1 and T2P bus states (see Bus State Definition).

Note that during the idle states at the beginning and the end of a DMA process, neither the 80386 nor the 82380 is driving the ADS# signal; i.e., the signal is left floated. Therefore, it is important to use a pull-up resistor (approximately 10  $\mathrm{K}\Omega)$  on the ADS# signal.

#### 2.2.7 TRANSFER ACKNOWLEDGE (READY#)

This input indicates that the current bus cycle is complete. In the Master Mode, assertion of this sig-

nal indicates the end of a DMA bus cycle. In the Slave Mode, the 82380 monitors this input and ADS# to detect a pipelined address cycles. This signal should be tied directly to the READY# input of the 80386 host processor.

#### 2.2.8 NEXT ADDRESS REQUEST (NA#)

This input is used to indicate to the 82380 in the Master Mode that the system is requesting address pipelining. When driven LOW by either memory or peripheral devices during Master Mode, it indicates that the system is prepared to accept a new address and bus cycle definition signals from the 82380 before the end of the current bus cycle. If this input is active when sampled by the 82380, the next address is driven onto the bus, provided a bus request is already pending internally.

This input pin is monitored only in the Master Mode. In the Slave Mode, the 82380 uses the ADS# and READY# signals to determine address pipelining cycles, and NA# will be ignored.

#### 2.2.9 RESET (RESET, CPURST)

#### RESET

This synchronous input suspends any operation in progress and places the 82380 in a known initial state. Upon reset, the 82380 will be in the Slave Mode waiting to be initialized by the 80386 host processor. The 82380 is reset by asserting RESET for 15 or more CLK2 periods. When RESET is asserted, all other input pins are ignored, and all other bus pins are driven to an idle bus state as shown in Table 2-3. The 82380 will determine the phase of its internal clock following RESET going inactive.

**Table 2-2. Bus Cycle Definition** 

M/IO#	D/C#	W/R#	As INPUTS	As OUTPUTS
0	0	0	Interrupt Acknowledge	NOT GENERATED
0	0	1	UNDEFINED	NOT GENERATED
0	1	0	I/O Read	I/O Read
0	/1	1	I/O Write	I/O Write
1	0	0	UNDEFINED	NOT GENERATED
1	0	1	HALT if BE(3-0) # = X011	NOT GENERATED
		XANLA	SHUTDOWN if BE (3-0) # = XXX0	
1	1	0	Memory Read	Memory Read
1	1	1 trains	Memory Write	Memory Write

iable 2-0. output orginals i onowing iteon

Signal	Level	
A2-A31, D0-D31, BE0#-BE3# D/C#, W/R#, M/IO#, ADS# BEADYO#	Float Float	
EOP# EDACK2-EDACK0	'1' (Weak Pull-UP) '100'	
HOLD INT TOUT1/REF#, TOUT2#/IRQ3#, TOUT3#	'0' UNDEFINED* UNDEFINED*	
CPURST	62380. In either md'0's, thr	

<sup>\*</sup>The Interrupt Controller and Programmable Interval Timer are initialized by software commands.

RESET is level-sensitive and must be synchronous to the CLK2 signal. Therefore, this RESET input should be tied to the RESET output of the Clock Generator. The RESET setup and hold time requirements are shown in Figure 2.3.

# CPURST another animated of stangle AYCASSI


This output signal is used to reset the 80386 host processor. It will go active (HIGH) whenever one of the following events occurs: a) 82380's RESET input is active; b) a software RESET command is issued to the 82380; or c) when the 82380 detects a processor Shutdown cycle and when this detection feature is enabled (see CPU Reset and Shutdown Detect). When activated, CPURST will be held active for 62 CLK2 periods. The timing of CPURST is such that the 80386 processor will be in synchronization with the 82380. This timing is shown in Figure 2-4.

## 2.2.10 INTERRUPT OUT (INT)

This output pin is used to signal the 80386 host processor that one or more interrupt requests (either internal or external) are pending. The processor is expected to respond with an Interrupt Acknowledge cycle. This signal should be connected directly to the Maskable Interrupt Request (INTR) input of the 80386 host processor.

### 2.3 82380 Bus Timing

The 82380 internally divides the CLK2 signal by two to generate its internal clock. Figure 2-2 shows the relationship of CLK2 and the internal clock. The internal clock consists of two phases: PHI1 and PHI2. Each CLK2 period is a phase of the internal clock. In Figure 2-2, both PHI1 and PHI2 of the 82380 internal clock are shown.



CLK2 PHI 1 PHI 2 PHI 1

CPURST T33-CPU Reset from CLK2

PHI 2 PHI 1

PHI 3 PHI 2 PHI 1

PHI 3 PHI 2 PHI 1

PHI 3 PH

Figure 2-4. CPURST Timing



In the 82380, whether it is in the Master or Slave Mode, the shortest time unit of bus activity is a bus state. A bus state, which is also referred as a 'T-state', is defined as one 82380 PHI2 clock period (i.e., two CLK2 periods). Recall in Table 2-2, there are six different types of bus cycles in the 82380 as defined by the M/IO#, D/C# and W/R# signals. Each of these bus cycles is composed of two or more bus states. The length of a bus cycle depends on when the READY# input is asserted (i.e., driven LOW).

#### 2.3.1 ADDRESS PIPELINING

The 82380 supports Address Pipelining as an option in both the Master and Slave Mode. This feature typically allows a memory or peripheral device to operate with one less wait state than would otherwise be required. This is possible because during a pipelined cycle, the address and bus cycle definition of the next cycle will be generated by the bus master while waiting for the end of the current cycle to be acknowledged. The pipelined bus is especially well suited for interleaved memory environment. For 16 MHz interleaved memory designs with 100 ns access time DRAMs, zero wait state memory accesses can be achieved when pipelined addressing is selected.

In the Master Mode, the 82380 is capable of initiating, on a cycle-by-cycle basis, either a pipelined or non-pipelined access depending upon the state of the NA# input. If a pipelined cycle is requested (indicated by NA# being driven LOW), the 82380 will

drive the address and bus cycle definition of the next cycle as soon as there is an internal bus request pending.

In the Slave Mode, the 82380 is constantly monitoring the ADS# and READY# signals on the processor local bus to determine if the current bus cycle is a pipelined cycle. If a pipelined cycle is detected, the 82380 will request one less wait state from the processor if the Wait State Generator feature is selected. On the other hand, during an 82380 internal register access in a pipelined cycle, it will make use of the advance address and bus cycle information. In all cases, Address Pipelining will result in a savings of one wait state.

#### 2.3.2 MASTER MODE BUS TIMING

When the 82380 is in the Master Mode, it will be in one of six bus states. Figure 2-5 shows the complete bus state diagram of the Master Mode, including pipelined address states. As seen in the figure, the 82380 state diagram is very similar to that of the 80386. The major difference is that in the 82380, there is no Hold state. Also, in the 82380, the conditions for some state transitions depend upon whether it is the end of a DMA process\*.

#### NOTE:


\*The term 'end of a DMA process' is loosely defined here. It depends on the DMA modes of operation as well as the state of the EOP# and DREQ inputs. This is explained in detail in section 3—DMA Controller.



The 82380 will enter the idle state, Ti, upon RESET and whenever the internal address is not available at the end of a DMA cycle or at the end of a DMA process. When address pipelining is not used (NA# is not asserted), a new bus cycle always begins with state T1. During T1, address and bus cycle definition signals will be driven on the bus. T1 is always followed by T2.

If a bus cycle is not acknowledged (with READY#) during T2 and NA# is negated, T2 will be repeated. When the end of the bus cycle is acknowledged during T2, the following state will be T1 of the next bus cycle (if the internal address latch is loaded and if this is not the end of the DMA process). Otherwise, the Ti state will be entered. Therefore, if the memory or peripheral accessed is fast enough to respond within the first T2, the fastest non-pipelined cycle will take one T1 and one T2 state.

Use of the address pipelining feature allows the 82380 to enter three additional bus states: T1P, T2P, and T2i. T1P is the first bus state of a pipelined bus cycle. T2P follows T1P (or T2) if NA# is asserted when sampled. The 82380 will drive the bus with the address and bus cycle definition signals of the next cycle during T2P. From the state diagram, it can be seen that after an idle state Ti, the first bus cycle must begin with T1, and is therefore a non-pipelined bus cycle. The next bus cycle can be pipelined if NA# is asserted and the previous bus cycle ended in a T2P state. Once the 82380 is in a pipelined cycle and provided that NA# is asserted in subsequent cycles, the 82380 will be switching between T1P and T2P states. If the end of the current bus cycle is not acknowledged by the READY# input, the 82380 will extend the cycle by adding T2P states. The fastest pipelined cycle will consist of one T1P and one T2P state.



NOTE: ADAV—Internal Address Available

Figure 2-5. Master Mode State Diagram

1

ed and when one of the following two conditions occurs. The first condition is when the 82380 is in state T2. T2i will be entered if READY # is not asserted and there is no next address available. This situation is similar to a wait state. The 82380 will stay in T2i for as long as this condition exists. The second condition which will cause the 82380 enter T2I is when the 82380 is in state T1P. Before going to

the next address is available. Also, in both cases, if the DMA process is complete, the 82380 will enter the T2i state in order to finish the current DMA cycle.

Figure 2-6 is a timing diagram showing non-pipelined bus accesses in the Master Mode. Figure 2-7 shows the timing of pipelined accesses in the Master Mode.




Figure 2-6. Non-Pipelined Bus Cycles




Figure 2-7. Pipelined Bus Cycles



#### 2.3.3 SLAVE MODE BUS TIMING

Figure 2-8 shows the Slave Mode bus timing in both pipelined and non-pipelined cycles when the 82380 is being accessed. Recall that during Slave Mode, the 82380 will constantly monitor the ADS# and READY# signals to determine if the next cycle is pipelined. In Figure 2-8, the first cycle is non-pipelined and the second cycle is pipelined. In the pipelined cycle, the 82380 will start decoding the ad-

dress and bus cycle signals one bus state earlier than in a non-pipelined cycle.

The READY# input signal is sampled by the 80386 host processor to determine the completion of a bus cycle. This occurs during the end of every T2 and T2P state. Normally, the output of the 82380 Wait State Generator, READYO#, is directly connected to the READY# input of the 80386 host processor and the 82380. In such case, READYO# and READY# will be identical (see Wait State Generator)




Figure 2-8. Slave Read/Write Timing



#### 3.0 DMA CONTROLLER

The 82380 DMA Controller is capable of transferring data between any combination of memory and/or I/O, with any combination (8-, 16-, or 32-bits) of data path widths. Bus bandwidth is optimized through the use of an internal temporary register which can disassemble or assemble data to or from either an aligned or a non-aligned destination or source. Fig-

ure 3-1 is a block diagram of the 82380 DMA Controller.

The 82380 has eight channels of DMA. Each channel operates independently of the others. Within the operation of the individual channels, there are many different modes of data transfer available. Many of the operating modes can be intermixed to provide a very versatile DMA controller.




Figure 3-1. 82380 DMA Controller Block Diagram

In describing the operation of the 82380's DMA Controller, close attention to terminology is required. Before entering the discussion of the function of the 82380 DMA Controller, the following explanations of some of the terminology used herein may be of benefit. First, a few terms for clarification:

DMA PROCESS—A DMA process is the execution of a programmed DMA task from beginning to end. Each DMA process requires initial programming by the host 80386 microprocessor.

BUFFER-A contiguous block of data.

BUFFER TRANSFER—The action required by the DMA to transfer an entire buffer.

DATA TRANSFER—The DMA action in which a group of bytes, words, or double words are moved between devices by the DMA Controller. A data transfer operation may involve movement of one or many bytes.

BUS CYCLE—Access by the DMA to a single byte, word, or double word.

Each DMA channel consists of three major components. These components are identified by the contents of programmable registers which define the memory or I/O devices being serviced by the DMA. They are the Target, the Requester, and the Byte Count. They will be defined generically here and in greater detail in the DMA register definition section.

The Requester is the device which requires service by the 82380 DMA Controller, and makes the request for service. All of the control signals which the DMA monitors or generates for specific channels are logically related to the Requester. Only the Requester is considered capable of initiating or terminating a DMA process.

The Target is the device with which the Requester wishes to communicate. As far as the DMA process is concerned, the Target is a slave which is incapable of control over the process.

The direction of data transfer can be either from Requester to Target or from Target to Requester; i.e., each can be either a source or a destination.

The Requester and Target may each be either I/O or memory. Each has an address associated with it that can be incremented, decremented, or held constant. The addresses are stored in the Requester Address Registers and Target Address Registers,

which contains the current address being used in the DMA process (Current Address Register), and one which holds the programmed base address (Base Address Register). The contents of the Base Registers are never changed by the 82380 DMA Controller. The Current Registers are incremented or decremented according to the progress of the DMA process.

The Byte Count is the component of the DMA process which dictates the amount of data which must be transferred. Current and Base Byte Count Registers are provided. The Current Byte Count Register is decremented once for each byte transferred by the DMA process. When the register is decremented past zero, the Byte Count is considered 'expired' and the process is terminated or restarted, depending on the mode of operation of the channel. The point at which the Byte Count expires is called 'Terminal Count' and several status signals are dependent on this event.

Each channel of the 82380 DMA Controller also contains a 32-bit Temporary Register for use in assembling and disassembling non-aligned data. The operation of this register is transparent to the user, although the contents of it may affect the timing of some DMA handshake sequences. Since there is data storage available for each channel, the DMA Controller can be interrupted without loss of data.

The 82380 DMA Controller is a slave on the bus until a request for DMA service is received via either a software request command or a hardware request signal. The host processor may access any of the control/status or channel registers at any time the 82380 is a bus slave. Figure 3-2 shows the flow of operations that the DMA Controller performs.

At the time a DMA service request is received, the DMA Controller issues a bus hold request to the host processor. The 82380 becomes the bus master when the host relinquishes the bus by asserting a hold acknowledge signal. The channel to be serviced will be the one with the highest priority at the time the DMA Controller becomes the bus master. The DMA Controller will remain in control of the bus until the hold acknowledge signal is removed, or until the current DMA transfer is complete.

While the 82380 DMA Controller has control of the bus, it will perform the required data transfer(s). The type of transfer, source and destination addresses, and amount of data to transfer are programmed in the control registers of the DMA channel which received the request for service.






Figure 3-2. Flow of DMA Controller Operation

At completion of the DMA process, the 82380 will remove the bus hold request. At this time the 82380 becomes a slave again, and the host returns to being a master. If there are other DMA channels with requests pending, the controller will again assert the hold request signal and restart the bus arbitration and switching process.

# 3.2 Interface Signals

There are fourteen control signals dedicated to the DMA process. They include eight DMA Channel Requests (DREQn), three Encoded DMA Acknowledge signals (EDACKn), Processor Hold and Hold Acknowledge (HOLD, HLDA), and End-Of-Process (EOP#). The DREQn inputs and EDACK(0-2) outputs are handshake signals to the devices requiring DMA service. The HOLD output and HLDA input are handshake signals to the host processor. Figure 3-3 shows these signals and how they interconnect between the 82380 DMA Controller, and the Requester and Target devices.

a is the binery value representing the channel. A




Figure 3-3. Requester, Target, and DMA Controller Interconnection (2-Cycle Configuration)



#### 3.2.1 DREQn and EDACK(0-2)

These signals are the handshake signals between the peripheral and the 82380. When the peripheral requires DMA service, it asserts the DREQn signal of the channel which is programmed to perform the service. The 82380 arbitrates the DREQn against other pending requests and begins the DMA process after finishing other higher priority processes.

When the DMA service for the requested channel is in progress, the EDACK(0-2) signals represent the DMA channel which is accessing the Requester. The 3-bit code on the EDACK(0-2) lines indicates the number of the channel presently being serviced. Table 3-2 shows the encoding of these signals. Note that Channel 4 does not have a corresponding hardware acknowledge.

The DMA acknowledge (EDACK) signals indicate the active channel only during DMA accesses to the Requester. During accesses to the Target, EDACK(0-2) has the idle code (100). EDACK(0-2) can thus be used to select a Requester device during a transfer.

Table 3-2. EDACK Encoding During a DMA Transfer

EDACK2	EDACK1	EDACK0	<b>Active Channel</b>
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	Target Access
1	0	1	5
1	1	0	6
1	1	1	- 7

DREQn can be programmed as either an Asynchronous or Synchronous input. See section 3.4.1 for details on synchronous versus asynchronous operation of this pin.

The EDACKn signals are always active. They either indicate 'no acknowledge' or they indicate a bus access to the requester. The acknowledge code is either 100, for an idle DMA or during a DMA access to the Target, or 'n' during a Requester access, where is the binary value representing the channel. A simple 3-line to 8-line decoder can be used to provide discrete acknowledge signals for the peripherals.

#### 3.2.2 HOLD and HLDA

The Hold Request (HOLD) and Hold Acknowledge (HLDA) signals are the handshake signals between

the DMA Controller and the host processor. HOLD is an output from the 82380 and HLDA is an input. HOLD is asserted by the DMA Controller when there is a pending DMA request, thus requesting the processor to give up control of the bus so the DMA process can take place. The 80386 responds by asserting HLDA when it is ready to relinquish control of the bus.

The 82380 will begin operations on the bus one clock cycle after the HLDA signal goes active. For this reason, other devices on the bus should be in the slave mode when HLDA is active.

HOLD and HLDA should not be used to gate or select peripherals requesting DMA service. This is because of the use of DMA-like operations by the DRAM Refresh Controller. The Refresh Controller is arbitrated with the DMA Controller for control of the bus, and refresh cycles have the highest priority. A refresh cycle will take place between DMA cycles without relinquishing bus control. See section 3.4.3 for a more detailed discussion of the interaction between the DMA Controller and the DRAM Refresh Controller.

#### 3.2.3 EOP#

EOP# is a bi-directional signal used to indicate the end of a DMA process. The 82380 activates this as an output during the T2 states of the last Requester bus cycle for which a channel is programmed to execute. The Requester should respond by either withdrawing its DMA request, or interrupting the host processor to indicate that the channel needs to be programmed with a new buffer. As an input, this signal is used to tell the DMA Controller that the peripheral being serviced does not require any more data to be transferred. This indicates that the current buffer is to be terminated.

EOP# can be programmed as either an Asynchronous or a Synchronous input. See section 3.4.1 for details on synchronous versus asynchronous operation of this pin.

# 3.3 Modes of Operation

The 82380 DMA Controller has many independent operating functions. When designing peripheral interfaces for the 82380 DMA Controller, all of the functions or modes must be considered. All of the channels are independent of each other (except in priority of operation) and can operate in any of the modes. Many of the operating modes, though independently programmable, affect the operation of other modes. Because of the large number of com-



binations possible, each programmable mode is discussed here with its affects on the operation of other modes. The entire list of possible combinations will not be presented.

Table 3-1 shows the categories of DMA features available in the 82380. Each of the five major categories is independent of the others. The sub-categories are the available modes within the major function or mode category. The following sections explain each mode or function and its relation to other features.

#### **Table 3-1. DMA Operating Modes**

#### I. Target/Requester Definition

- a. Data Transfer Direction
- b. Device Type
- c. Increment/Decrement/Hold

#### II. Buffer Processes

- a. Single Buffer Process
- b. Buffer Auto-Initialize Process
- c. Buffer Chaining Process

#### III. Data Transfer/Handshake Modes

- a. Single Transfer Mode
- b. Demand Transfer Mode
- c. Block Transfer Mode
- d. Cascade Mode

#### **IV. Priority Arbitration**

- a. Fixed
- b. Rotating
- c. Programmable Fixed

#### V. Bus Operation

- a. Fly-By (Single-Cycle)/Two-Cycle
- b. Data Path Width
- c. Read, Write, or Verify Cycles

#### 3.3.1 TARGET/REQUESTER DEFINITION

All DMA transfers involve three devices: the DMA Controller, the Requester, and the Target. Since the devices to be accessed by the DMA Controller vary widely, the operating characteristics of the DMA Controller must be tailored to the Requester and Target devices.

The Requester can be defined as either the source or the destination of the data to be transferred. This is done by specifying a Write or a Read transfer, respectively. In a Read transfer, the Target is the data source and the Requester is the destination for

the data. In a Write transfer, the Requester is the source and the Target in the destination.

The Requester and Target addresses can each be independently programmed to be incremented, decremented, or held constant. As an example, the 82380 is capable of reversing a string or data by having a Requester address increment and the Target address decrement in a memory-to-memory transfer.

#### 3.3.2 BUFFER TRANSFER PROCESSES

The 82380 DMA Controller allows three programmable Buffer Transfer Processes. These processes define the logical way in which a buffer of data is accessed by the DMA.

The three Buffer Transfer Processes include the Single Buffer Process, the Buffer Auto-Initialize Process, and the Buffer Chaining Process. These processes require special programming considerations. See the DMA Programming section for more details on setting up the Buffer Transfer Processes.

# Single Buffer Process

The Single Buffer Process allows the DMA channel to transfer only one buffer of data. When the buffer has been completely transferred (Current Byte Count decremented past zero or EOP# input active), the DMA process ends and the channel becomes idle. In order for that channel to be used again, it must be reprogrammed.

The single Buffer Process is usually used when the amount of data to be transferred is known exactly, and it is also known that there is not likely to be any data to follow before the operating system can reprogram the channel.

#### **Buffer Auto-Initialize Process**

The Buffer Auto-Initialize Process allows multiple groups of data to be transferred to or from a single buffer. This process does not require reprogramming. The Current Registers are automatically reprogrammed from the Base Registers when the current process is terminated, either by an expired Byte Count or by an external EOP# signal. The data transferred will always be between the same Target and Requester.

The auto-initialization/process-execution cycle is repeated, with a HOLD/HLDA re-arbitration, until the channel is either disabled or re-programmed.

The Buffer Chaining Process is useful for transferring large quantities of data into non-contiguous buffer areas. In this process, a single channel is used to process data from several buffers, while having to program the channel only once. Each new buffer is programmed in a pipelined operation that provides the new buffer information while the old buffer is being processed. The chain is created by loading new buffer information while the 82380 DMA Controller is processing the Current Buffer. When the Current Buffer expires, the 82380 DMA Controller automatically restarts the channel using the new buffer information.

Loading the new buffer information is done by an interrupt routine which is requested by the 82380. Interrupt Request 1 (IRQ1) is tied internally to the 82380 DMA Controller for this purpose. IRQ1 is generated by the 82380 when the new buffer information is loaded into the channel's Current Registers, leaving the Base Registers 'empty'. The interrupt service routine loads new buffer information into the Base Registers. The host processor is required to load the information for another buffer before the current Byte Count expires. The process repeats until the host programs the channel back to single buffer operation, or until the channel runs out of buffers.

The channel runs out of buffers when the Current Buffer expires and the Base Registers have not yet been loaded with new buffer information. When this occurs, the channel must be reprogrammed.

If an external EOP# is encountered while executing a Buffer Chaining Process, the current buffer is considered expired and the new buffer information is loaded into the Current Registers. If the Base Registers are 'empty', the chain is terminated.

The channel uses the Base Target Address Register as an indicator of whether or not the Base Registers are full. When the most significant byte of the Base Target Register is loaded, the channel considers all of the Base Registers loaded, and removes the interrupt request. This requires that the other Base Registers (Base Requester Address, Last Byte Count) must be loaded before the Base Target Address Register. The reason for implementing the re-

tions, the Byte Count and the Requester will not change from one buffer to the next, and therefore do not need to be reprogrammed. The details of programming the channel for the Buffer Chaining Process can be found in the section of DMA programming.

#### 3.3.3 DATA TRANSFER MODES

Three Data Transfer modes are available in the 82380 DMA Controller. They are the Single Transfer, Block Transfer, and Demand Transfer Modes. These transfer modes can be used in conjunction with any one of three Buffer Transfer modes: Single Buffer, Auto-Initialized Buffer, and Buffer Chaining. Any Data Transfer Modes can be used under any of the Buffer Transfer Modes. These modes are independently available for all DMA channels.

Different devices being serviced by the DMA Controller require different handshaking sequences for data transfers to take place. Three handshaking modes are available on the 82380, giving the designer the opportunity to use the DMA Controller as efficiently as possible. The speed at which data can be presented or read by a device can affect the way a DMA controller uses the host's bus, thereby affecting not only data throughput during the DMA process, but also affecting the host's performance by limiting its access to the bus.

# **Single Transfer Mode**

In the Single Transfer Mode, one data transfer to or from the Requester is performed by the DMA Controller at a time. The DREQn input is arbitrated and the HOLD/HLDA sequence is executed for each transfer. Transfers continue in this manner until the Byte Count expires, or until EOP# is sampled active. If the DREQn input is held active continuously, the entire DREQ-HOLD-HLDA-DACK sequence is repeated over and over until the programmed number of bytes has been transferred. Bus control is released to the host between each transfer. Figure 3-4 shows the logical flow of events which make up a buffer transfer using the Single Transfer Mode. Refer to section 3.4 for an explanation of the bus control arbitration procedure.






Figure 3-4. Buffer Transfer in Single Transfer Mode

The Single Transfer Mode is used for devices which require complete handshake cycles with each data access. Data is transferred to or from the Requester only when the Requester is ready to perform the transfer. Each transfer requires the entire DREQ-HOLD-HLDA-DACK handshake cycle. Figure 3-5 shows the timing of the Single Transfer Mode cycles.

## **Block Transfer Mode**

In the Block Transfer Mode, the DMA process is initiated by a DMA request and continues until the Byte count expires, or until EOP# is activated by the Requester. The DREQn signal need only be held active until the first Requester access. Only a refresh cycle will interrupt the block transfer process.

Figure 3-6 illustrates the operation of the DMA during the Block Transfer Mode. Figure 3-7 shows the timing of the handshake signals during Block Mode Transfers.




Figure 3-5. DMA Single Transfer Mode






Figure 3-6. Buffer Transfer in Block Transfer Mode

# **Demand Transfer Mode**

The Demand Transfer Mode provides the most flexible handshaking procedures during the DMA process. A Demand Transfer is initiated by a DMA request. The process continues until the Byte Count expires, or an external EOP# is encountered. If the device being serviced (Requester) desires, it can interrupt the DMA process by de-activating the DREQn line. Action is taken on the condition of DREQn during Requester accesses only. The access during which DREQn is sampled inactive is the last Requester access which will be performed during the current transfer. Figure 3-8 shows the flow of events during the transfer of a buffer in the Demand Mode




Figure 3-7. Block Mode Transfers






Figure 3-8. Buffer Transfer in

Demand Transfer Mode

When the DREQn line goes inactive, the DMA controller will complete the current transfer, including any necessary accesses to the Target, and relinquish control of the bus to the host. The current process information is saved (byte count, Requester and Target addresses, and Temporary Register).

The Requester can restart the transfer process by reasserting DREQn. The 82380 will arbitrate the request with other pending requests and begin the process where it left off. Figure 3-9 shows the timing of handshake signals during Demand Transfer Mode operation.

Using the Demand Transfer Mode allows peripherals to access memory in small, irregular bursts without wasting bus control time. The 82380 is designed to give the best possible bus control latency in the Demand Transfer Mode. Bus control latency is defined here as the time from the last active bus cycle of the previous bus master to the first active bus cycle of the new bus master. The 82380 DMA Controller will perform its first bus access cycle two bus states after HLDA goes active. In the typical configuration, bus control is returned to the host one bus state after the DREQn goes inactive.

There are two cases where there may be more than one bus state of bus control latency at the end of a transfer. The first is at the end of an Auto-Initialize process, and the second is at the end of a process where the source is the Requester and Two-Cycle transfers are used.

When a Buffer Auto-Initialize Process is complete, the 82380 requires seven bus states to reload the




Figure 3-9. Demand Mode Transfers

Auto-Initialized channel. The reloading is done while the 82380 is still the bus master so that it is prepared to service the channel immediately after relinquishing the bus, if necessary.

In the case where the Requester is the source, and Two-Cycle transfers are being used, there are two extra idle states at the end of the transfer process. This occurs due to housekeeping in the DMA's internal pipeline. These two idle states are present only after the very last Requester access, before the DMA Controller de-activates the HOLD signal.

# 3.3.4 CHANNEL PRIORITY ARBITRATION

DMA channel priority can be programmed into one of two arbitration methods: Fixed or Rotating. The four lower DMA channels and the four upper DMA channels operate as if they were two separate DMA controllers operating in cascade. The lower group of four channels (0–3) is always prioritized between channels 7 and 4 of the upper group of channels (4–7). Figure 3-10 shows a pictorial representation of the priority grouping.

The priority can thus be set up as rotating for one group of channels and fixed for the other, or any other combination. While in Fixed Priority, the programmer can also specify which channel has the lowest priority.




Figure 3-10. DMA Priority Grouping

The 82380 DMA Controller defaults to Fixed Priority. Channel 0 has the highest priority, then 1, 2, 3, 4, 5, 6, 7. Channel 7 has the lowest priority. Any time the DMA Controller arbitrates DMA requests, the requesting channel with the highest priority will be serviced next.

Fixed Priority can be entered into at any time by a software command. The priority levels in effect

setting of the Programmable Priority.

Programmable Priority is available for fixing the priority of the DMA channels within a group to levels other than the default. Through a software command, the channel to have the lowest priority in a group can be specified. Each of the two groups of four channels can have the priority fixed in this way. The other channels in the group will follow the natural Fixed Priority sequence. This mode affects only the priority levels while operating with Fixed Priority.

For example, if channel 2 is programmed to have the lowest priority in its group, channel 3 has the highest priority. In descending order, the other channels would have the following priority: (3, 0, 1, 2), 4, 5, 6, 7 (channel 2 lowest, channel 3 highest). If the upper group were programmed to have channel 5 as the lowest priority channel, the priority would be (again, highest to lowest): 6, 7, (3, 0, 1, 2), 4, 5. Figure 3-11 shows this example pictorially. The lower group is always prioritized as a fifth channel of the upper group (between channels 4 and 7).




Figure 3-11. Example of Programmed Priority

The DMA Controller will only accept Programmable Priority commands while the addressed group is operating in Fixed Priority. Switching from Fixed to Rotating Priority preserves the current priority levels. Switching from Rotating to Fixed Priority returns the priority levels to those which were last programmed by use of Programmable Priority.

Rotating Priority allows the devices using DMA to share the system bus more evenly. An individual channel does not retain highest priority after being serviced, priority is passed to the next highest priority channel in the group. The channel which was most recently serviced inherits the lowest priority. This rotation occurs each time a channel is serviced. Figure 3-12 shows the sequence of events as priority is passed between channels. Note that the lower group rotates within the upper group, and that servicing a channel within the lower group causes rotation within the group as well as rotation of the upper group.






Figure 3-12. Rotating Channel Priority. Lower and Upper groups are programmed for the Rotating Priority Mode.



### 3.3.5 COMBINING PRIORITY MODES

Since the DMA Controller operates as two fourchannel controllers in cascade, the overall priority scheme of all eight channels can take on a variety of forms. There are four possible combinations of priority modes between the two groups of channels: Fixed Priority only (default), Fixed Priority upper group/Rotating Priority lower group, Rotating Priority upper group/Fixed Priority lower group, and Rotating Priority only. Figure 3-13 illustrates the operation of the two combined priority methods.




Figure 3-13. Combining Priority Modes



#### 3.3.6 BUS OPERATION

Data may be transferred by the DMA Controller using two different bus cycle operations: Fly-By (onecycle) and Two-Cycle. These bus handshake methods are selectable independently for each channel through a command register. Device data path widths are independently programmable for both Target and Requester. Also selectable through software is the direction of data transfer. All of these parameters affect the operation of the 82380 on a bus-cycle by bus-cycle basis.

# 3.3.6.1 Fly-By Transfers

The Fly-By Transfer Mode is the fastest and most efficient way to use the 82380 DMA Controller to transfer data. In this method of transfer, the data is written to the destination device at the same time it is read from the source. Only one bus cycle is used to accomplish the transfer.

In the Fly-By Mode, the DMA acknowledge signal is used to select the Requester. The DMA Controller simultaneously places the address of the Target on the address bus. The state of M/IO# and W/R# during the Fly-By transfer cycle indicate the type of Target and whether the target is being written to or read from. The Target's Bus Size is used as an incrementer for the Byte Count. The Requester address registers are ignored during Fly-By transfers.

Note that memory-to-memory transfers cannot be done using the Fly-By Mode. Only one memory or I/O address is generated by the DMA Controller at a time during Fly-By transfers. Only one of the devices being accessed can be selected by an address. Also, the Fly-By method of data transfer limits the hardware to accesses of devices with the same data bus width. The Temporary Registers are not affected in the Fly-By Mode.

Fly-By transfers also require that the data paths of the Target and Requester be directly connected. This requires that successive Fly-By accesses be to doubleword boundaries, or that the Requester be capable of switching its connections to the data bus.

# 3.3.6.2 Two-Cycle Transfers

Two-Cycle transfers can also be performed by the 82380 DMA Controller. These transfers require at least two bus cycles to execute. The data being transferred is read into the DMA Controller's Temporary Register during the first bus cycle(s). The second bus cycle is used to write the data from the Temporary Register to the destination.

If the addresses of the data being transferred are not word or doubleword aligned, the 82380 will recognize the situation and read and write the data in groups of bytes, placing them always at the proper destination. This process of collecting the desired bytes and putting them together is called 'byte assembly'. The reverse process (reading from aligned locations and writing to non-aligned locations) is called 'byte disassembly'.

The assembly/disassembly process takes place transparent to the software, but can only be done while using the Two-Cycle transfer method. The 82380 will always perform the assembly/disassembly process as necessary for the current data transfer. Any data path widths for either the Requester or Target can be used in the Two-Cycle Mode. This is very convenient for interfacing existing 8- and 16-bit peripherals to the 80386's 32-bit bus.

The 82380 DMA Controller always attempts to fill the Temporary Register from the source before writing any data to the destination. If the process is terminated before the Temporary Register is filled (TC or EOP#), the 82380 will write the partial data to the destination. If a process is temporarily suspended (such as when DREQn is de-activated during a demand transfer), the contents of a partially filled Temporary Register will be stored within the 82380 until the process is restarted.

For example, if the source is specified as an 8-bit device and the destination as a 32-bit device, there will be four reads as necessary from the 8-bit source to fill the Temporary Register. Then the 82380 will write the 32-bit contents to the destination. This cycle will repeat until the process is terminated or suspended.

Note that for a Single-Cycle transfer mode of operation (see section 3.3.3), the internal circuitry of the DMA Controller actually executes single transfers by removing the DREQ from the internal arbitration. Thus single transfers from an 8-bit requester to a 32-bit target will consist of four complete and independent 8-bit requester cycles, between which bus control is released and re-requested. Finally, the 32-bit data will be transferred to the target device from the temporary register before the fifth requester cycle.

With Two-Cycle transfers, the devices that the 82380 accesses can reside at any address within I/O or memory space. The device must be able to decode the byte-enables (BEn#). Also, if the device cannot accept data in byte quantities, the programmer must take care not to allow the DMA Controller to access the device on any address other than the device boundary.

### Considerations

The number of bus cycles used to transfer a single 'word' of data is affected by whether the Two-Cycle or the Fly-By (Single-Cycle) transfer method is used.

The number of bus cycles used to transfer data directly affects the data transfer rate. Inefficient use of bus cycles will decrease the effective data transfer rate that can be obtained. Generally, the data transfer rate is halved by using Two-Cycle transfers instead of Fly-By transfers.

The choice of data path widths of both Target and Requester affects the data transfer rate also. During each bus cycle, the largest pieces of data possible should be transferred.

The data path width of the devices to be accessed must be programmed into the DMA controller. The 82380 defaults after reset to 8-bit-to-8-bit data transfers, but the Target and Requester can have different data path widths, independent of each other and independent of the other channels. Since this is a software programmable function, more discussion of the uses of this feature are found in the section on programming.

# 3.3.6.4 Read, Write, and Verify Cycles

Three different bus cycle types may be used in a data transfer. They are the Read, Write, and Verify cycles. These cycle types dictate the way in which the 82380 operates on the data to be transferred.

A Read Cycle transfers data from the Target to the Requester. A Write Cycle transfers data from the Requester to the target. In a Fly-By transfer, the address and bus status signals indicate the access (read or write) to the Target; the access to the Requester is assumed to be the opposite.

The Verify Cycle is used to perform a data read only. No write access is indicated or assumed in a Verify Cycle. The Verify Cycle is useful for validating block fill operations. An external comparator must be provided to do any comparisons on the data read.

# 3.4 Bus Arbitration and Handshaking

Figure 3-14 shows the flow of events in the DMA request arbitration process. The arbitration se-

(or DMA service is requested by software). Figure 3-15 shows the timing of the sequence of events following a DMA request. This sequence is executed for each channel that is activated. The DREQn signal can be replaced by a software DMA channel request with no change in the sequence.




Figure 3-14. Bus Arbitration and DMA Sequence

After the Requester asserts the service request, the 82380 will request control of the bus via the HOLD signal. The 82380 will always assert the HOLD signal one bus state after the service request is asserted. The 80386 responds by asserting the HLDA signal, thus releasing control of the bus to the 82380 DMA Controller.

Priority of pending DMA service requests is arbitrated during the first state after HLDA is asserted by the 80386. The next state will be the beginning of the first transfer access of the highest priority process.


When the 82380 DMA Controller is finished with its current bus activity, it returns control of the bus to the host processor. This is done by driving the HOLD signal inactive. The 82380 does not drive any address or data bus signals after HOLD goes low. It enters the Slave Mode until another DMA process is requested. The processor acknowledges that it has regained control of the bus by forcing the HLDA signal inactive. Note that the 82380's DMA Controller will not re-request control of the bus until the entire HOLD/HLDA handshake sequence is complete.

The 82380 DMA Controller will terminate a current DMA process for one of three reasons: expired byte count, end-of-process command (EOP# activated) from a peripheral, or de-activated DMA request signal. In each case, the controller will de-assert HOLD immediately after completing the data transfer in progress. These three methods of process termination are illustrated in Figures 3-16, 3-19, and 3-18, respectively.

An expired byte count indicates that the current process is complete as programmed and the channel has no further transfers to process. The channel must be restarted according to the currently programmed Buffer Transfer Mode, or reprogrammed completely, including a new Buffer Transfer Mode.

If the peripheral activates the EOP# signal, it is indicating that it will not accept or deliver any more data for the current buffer. The 82380 DMA Controller considers this as a completion of the channel's current process and interprets the condition the same way as if the byte count expired.

The action taken by the 82380 DMA Controller in response to a de-activated DREQn signal depends on the Data Transfer Mode of the channel. In the Demand Mode, data transfers will take place as long as the DREQn is active and the byte count has not expired. In the Block Mode, the controller will complete the entire block transfer without relinquishing



NOTE:

Channel priority resolution takes place during the bus state before HLDA is asserted, allowing the DMA Controller to respond to HLDA without extra idle bus states.

Figure 3-15. Beginning of a DMA process



the bus, even if DREQn goes inactive before the transfer is complete. In the Single Mode, the controller will execute single data transfers, relinquishing the bus between each transfer, as long as DREQn is active.

Normal termination of a DMA process due to expiration of the byte count (Terminal Count-TC) is shown

in Figure 3-16. The condition of DREQn is ignored until after the process is terminated. If the channel is programmed to auto-initialize, HOLD will be held active for an additional seven clock cycles while the auto-initialization takes place.

Table 3-3 shows the DMA channel activity due to EOP# or Byte Count expiring (Terminal Count).

Buffer Process:	or Cha	gle aining- Empty		ito- alize		ning- _oaded
Event	or instal on		STEEL LONG S	GENEL BOSES	1710 880 IDIR	nutring die
Terminal Count	True	X	True	X	True	X
EOP# Input	X	0	X	en la Onellon	X	0
Results	REST SECRET	onemas Tadi sa	A comment of	ano ara gra sese te stesti	BELLINGS TRIES	VIEWE DELT
Current Registers	tools of all	trest <del>o-</del>	Load	Load	Load	Load
Channel Mask	Set	Set	_	_		ylevidas)
EOP# Output	0	X	0	X	1	X
Terminal Count Status	Set	Set	Set	Set	_	_
Software Request	CLR	CLR	CLR	CLR	_	_

Table 3-3. DMA Channel Activity Due to Terminal Count or External EOP#




Figure 3-16. Termination of a DMA Process Due to Expiration of Current Byte Count



The 82380 always relinquishes control of the bus between channel services. This allows the hardware designer the flexibility to externally arbitrate bus hold requests, if desired. If another DMA request is pending when a higher priority channel service is completed, the 82380 will relinquish the bus until the hold acknowledge is inactive. One bus state after the HLDA signal goes inactive, the 82380 will assert HOLD again. This is illustrated in Figure 3-17.

# 3.4.1 SYNCHRONOUS AND ASYNCHRONOUS SAMPLING OF DREQR AND EOP#

As an indicator that a DMA service is to be started, DREQn is always sampled asynchronously. It is sampled at the beginning of a bus state and acted upon at the end of the state. Figure 3-15 illustrates the start of a DMA process due to a DREQn input.

The DREQn and EOP# inputs can be programmed to be sampled either synchronously or asynchronously to signal the end of a transfer.

The synchronous mode affords the Requester one bus state of extra time to react to an access. This means the Requester can terminate a process on the current access, without losing any data. The asynchronous mode requires that the input signal be presented prior to the beginning of the last state of the Requester access.

The timing relationships of the DREQn and EOP# signals to the termination of a DMA transfer are shown in Figures 3-18 and 3-19. Figure 3-18 shows the termination of a DMA transfer due to inactive DREQn. Figure 3-19 shows the termination of a DMA process due to an active EOP# input.

In the Synchronous Mode, DREQn and EOP# are sampled at the end of the last state of every Requester data transfer cycle. If EOP# is active or DREQn is inactive at this time, the 82380 recognizes this access to the Requester as the last transfer. At this point, the 82380 completes the transfer in progress, if necessary, and returns bus control to the host.

In the asynchronous mode, the inputs are sampled at the beginning of every state of a Requester access. The 82380 waits until the end of the state to act on the input.

DREQn and EOP# are sampled at the latest possible time when the 82380 can determine if another transfer is required. In the Synchronous Mode, DREQn and EOP# are sampled on the trailing edge of the last bus state before another data access cycle begins. The Asynchronous Mode requires that the signals be valid one clock cycle earlier.




Figure 3-17. Switching between Active DMA Channels




Figure 3-18. Termination of a DMA Process Due to De-Asserting DREQn




Figure 3-19. Termination of a DMA Process Due to an External EOP#

While in the Pipeline Mode, if the NA# signal is sampled active during a transfer, the end of the state where NA# was sampled active is when the 82380 decides whether to commit to another transfer. The device must de-assert DREQn or assert EOP# before NA# is asserted, otherwise the 82380 will commit to another, possibly undesired, transfer.

Synchronous DREQn and EOP# sampling allows the peripheral to prevent the next transfer from occurring by de-activating DREQn or asserting EOP# during the current Requester access, before the 82380 DMA Controller commits itself to another transfer. The DMA Controller will not perform the next transfer if it has not already begun the bus cycle. Asynchronous sampling allows less stringent timing requirements than the Synchronous Mode, but requires that the DREQn signal be valid at the beginning of the next to last bus state of the current Requester access.

Using the Asynchronous Mode with zero wait states can be very difficult. Since the addresses and control signals are driven by the 82380 near half-way

through the first bus state of a transfer, and the Asynchronous Mode requires that DREQn be active before the end of the state, the peripheral being accessed is required to present DREQn only a few nanoseconds after the control information is available. This means that the peripheral's control logic must be extremely fast (practically non-causal). An alternative is the Synchronous Mode.

# 3.4.2 ARBITRATION OF CASCADED MASTER REQUESTS

The Cascade Mode allows another DMA-type device to share the bus by arbitrating its bus accesses with the 82380's. Seven of the eight DMA channels (0–3 and 5–7) can be connected to a cascaded device. The cascaded device requests bus control through the DREQn line of the channel which is programmed to operate in Cascade Mode. Bus hold acknowledge is signaled to the cascaded device through the EDACK lines. When the EDACK lines are active with the code for the requested cascade channel, the bus is available to the cascaded master device.




Figure 3-20. Cascaded Bus Master



A Cascade cycle begins the same way a regular DMA cycle begins. The requesting bus master asserts the DREQn line on the 82380. This bus control request arbitrated as any other DMA request would be. If any channel receives a DMA request, the 82380 requests control of the bus. When the host acknowledges that it has released bus control, the 82380 acknowledges to the requesting master that it may access the bus. The 82380 enters an idle state until the new master relinquishes control.

A cascade cycle will be terminated by one of two events: DREQn going inactive, or HLDA going inactive. The normal way to terminate the cascade cycle is for the cascaded master to drop the DREQn signal. Figure 3-21 shows the two cascade cycle termination sequences.

The Refresh Controller may interrupt the cascaded master to perform a refresh cycle. If this occurs, the 82380 DMA Controller will de-assert the EDACK signal (hold acknowledge to cascaded master) and wait for the cascaded master to remove its hold request. When the 82380 regains bus control, it will perform the refresh cycle in its normal fashion. After the refresh cycle has been completed, and if the cascaded device has re-asserted its request, the 82380 will return control to the cascaded master which was interrupted.




Figure 3-21. Cascade Cycle Termination



The 82380 assumes that it is the only device monitoring the HLDA signal. If the system designer wishes to place other devices on the bus as bus masters, the HLDA from the processor must be intercepted before presenting it to the 82380. Using the Cascade capability of the 82380 DMA Controller offers a much better solution.

## 3.4.3 ARBITRATION OF REFRESH REQUESTS

The arbitration of refresh requests by the DRAM Refresh Controller is slightly different from normal DMA channel request arbitration. The 82380 DRAM Refresh Controller always has the highest priority of any DMA process. It also can interrupt a process in progress. Two types of processes in progress may be encountered: normal DMA, and bus master cascade.

In the event of a refresh request during a normal DMA process, the DMA Controller will complete the data transfer in progress and then execute the refresh cycle before continuing with the current DMA process. The priority of the interrupted process is not lost. If the data transfer cycle interrupted by the Refresh Controller is the last of a DMA process, the refresh cycle will always be executed before control of the bus is transferred back to the host.

When the Refresh Controller request occurs during a cascade cycle, the Refresh Controller must be assured that the cascaded master device has relinquished control of the bus before it can execute the refresh cycle. To do this, the DMA Controller drops the EDACK signal to the cascaded master and waits for the corresponding DREQn input to go inactive. By dropping the DREQn signal, the cascaded master relinquishes the bus. The Refresh Controller then performs the refresh cycle. Control of the bus is returned to the cascaded master if DREQn returns to an active state before the end of the refresh cycle, otherwise control is passed to the processor and the cascaded master loses its priority.

# 3.5 DMA Controller Register Overview

The 82380 DMA Controller contains 44 registers which are accessable to the host processor. Twenty-four of these registers contain the device addresses and data counts for the individual DMA channels (three per channel). The remaining registers are control and status registers for initiating and monitoring the operation of the 82380 DMA Controller. Table 3-4 lists the DMA Controller's registers and their accessability.

Register Name	Access
Control/Status Register—( Group	One Each Per
Command Register I	Write Only
Command Register II	Write Only
Mode Register I	Write Only
Mode Register II	Write Only
Software Request Register	Read/Write
Mask Set-Reset Register	Write Only
Mask Read-Write Register	Read/Write
Status Register	Read Only
Bus Size Register	Write Only
Chaining Register	Read/Write
Channel Registers—One Each	ch Per Channel
Base Target Address	Write Only
Current Target Address	Read Only
Base Requester Address	Write Only
Current Requester Address	Read Only
Base Byte Count	Write Only
Current Byte Count	Read Only

**Table 3-4. DMA Controller Registers** 

#### 3.5.1 CONTROL/STATUS REGISTERS

The following registers are available to the host processor for programming the 82380 DMA Controller into its various modes and for checking the operating status of the DMA processes. Each set of four DMA channels has one of each of these registers associated with it.

# Command Register I

Enables or disables the DMA channels as a group. Sets the Priority Mode (Fixed or Rotating) of the group. This write-only register is cleared by a hardware reset, defaulting to all channels enabled and Fixed Priority Mode.

### Command Register II

Sets the sampling mode of the DREQn and EOP# inputs. Also sets the lowest priority channel for the group in the Fixed Priority Mode. The functions programmed through Command Register II default after a hardware reset to: asynchronous DREQn and EOP#, and channels 3 and 7 lowest priority.

# Mode Register I

Mode Register I is identical in function to the Mode register of the 8237A. It programs the following functions for an individually selected channel:



Type of Transfer—read, write, verify Auto—Initialize—enable or disable Target Address Count—increment or decrement Data Transfer Mode—demand, single, block, cascade

Mode Register I functions default to the following after reset: verify transfer, Auto-Initialize disabled, Increment Target address, Demand Mode.

# **Mode Register II**

Programs the following functions for an individually selected channel:

Target Address Hold—enable or disable Requester Address Count—increment or decrement Requester Address Hold—enable or disable Target Device Type—I/O or Memory Requester Device Type—I/O or Memory Transfer Cycles—Two-Cycle or Fly-By

Mode Register II functions are defined as follows after a hardware reset: Disable Target Address Hold, Increment Requester Address, Target (and Requester) in memory, Fly-By Transfer Cycles. Note: Requester Device Type ignored in Fly-By Transfers.

## Software Request Register

The DMA Controller can respond to service requests which are initiated by software. Each channel has an internal request status bit associated with it. The host processor can write to this register to set or reset the request bit of a selected channel.

The status of the group's software DMA service requests can be read from this register as well. Each request bit is cleared upon Terminal Count or external EOP#.

The software DMA requests are non-maskable and subject to priority arbitration with all other software and hardware requests. The entire register is cleared by a hardware reset.

#### Mask Registers

Each channel has associated with it a mask bit which can be set/reset to disable/enable that channel. Two methods are available for setting and clearing the mask bits. The Mask Set/Reset Register is a write-only register which allows the host to select an individual channel and either set or reset the mask bit for that channel only. The Mask Read/Write Register is available for reading the mask bit status and for writing mask bits in groups of four.

The mask bits of a group may be cleared in one step by executing the Clear Mask Command. See the DMA Programming section for details. A hardware reset sets all of the channel mask bits, disabling all channels.

## **Status Register**

The Status register is a read-only register which contains the Terminal Count (TC) and Service Request status for a group. Four bits indicate the TC status and four bits indicate the hardware request status for the four channels in the group. The TC bits are set when the Byte Count expires, or when an external EOP# is asserted. These bits are cleared by reading from the Status Register. The Service Request bit for a channel indicates when there is a hardware DMA request (DREQn) asserted for that channel. When the request has been removed, the bit is cleared.

# **Bus Size Register**

This write-only register is used to define the bus size of the Target and Requester of a selected channel. The bus sizes programmed will be used to dictate the sizes of the data paths accessed when the DMA channel is active. The values programmed into this register affect the operation of the Temporary Register. Any byte-assembly required to make the transfers using the specified data path widths will be done in the Temporary Register. The Bus Size register of the Target is used as an increment/decrement value for the Byte Counter and Target Address when in the Fly-By Mode. Upon reset, all channels default to 8-bit Targets and 8-bit Requesters.

## **Chaining Register**

As a command or write register, the Chaining register is used to enable or disable the Chaining Mode for a selected channel. Chaining can either be disabled or enabled for an individual channel, independently of the Chaining Mode status of other channels. After a hardware reset, all channels default to Chaining disabled.

When read by the host, the Chaining Register provides the status of the Chaining Interrupt of each of the channels. These interrupt status bits are cleared when the new buffer information has been loaded.

#### 3.5.2 CHANNEL REGISTERS

Each channel has three individually programmable registers necessary for the DMA process; they are the Base Byte Count, Base Target Address, and Base Requester Address registers. The 24-bit Base

1

be transferred by the channel. The 32-bit Base Target Address Register contains the beginning address (memory or I/O) of the Target device. The 32-bit Base Requester Address register contains the base address (memory or I/O) of the device which is to request DMA service.

Three more registers for each DMA channel exist within the DMA Controller which are directly related to the registers mentioned above. These registers contain the current status of the DMA process. They are the Current Byte Count register, the Current Target Address, and the Current Requester Address. It is these registers which are manipulated (incremented, decremented, or held constant) by the 82380 DMA Controller during the DMA process. The Current registers are loaded from the Base registers.

The Base registers are loaded when the host processor writes to the respective channel register addresses. Depending on the mode in which the channel is operating, the Current registers are typically loaded in the same operation. Reading from the channel register addresses yields the contents of the corresponding Current register.

To maintain compatibility with software which accesses an 8237A, a Byte Pointer Flip-Flop is used to control access to the upper and lower bytes of some words of the Channel Registers. These words are accessed as byte pairs at single port addresses. The Byte Pointer Flip-Flop acts as a one-bit pointer which is toggled each time a qualifying Channel Register byte is accessed. It always points to the next logical byte to be accessed of a pair of bytes.

The Channel registers are arranged as pairs of words, each pair with its own port address. Addressing the port with the Byte Pointer Flip-Flop reset accesses the least significant byte of the pair. The most significant byte is accessed when the Byte Pointer is set.

For compatibility with existing 8237A designs, there is one exception to the above statements about the Byte Pointer Flip-Flop. The third byte (bits 16–23) of the Target Address is accessed through its own port address. The Byte Pointer Flip-Flop is not affected by any accesses to this byte.

The upper eight bits of the Byte Count Register are cleared when the least significant byte of the register is loaded. This provides compatibility with software which accesses an 8237A. The 8237A has 16-bit Byte Count Registers.

Each channel has a 32-bit Temporary Register used for temporary data storage during two-cycle DMA transfers. It is this register in which any necessary byte assembly and disassembly of non-aligned data is performed. Figure 3-22 shows how a block of data will be moved between memory locations with different boundaries. Note that the order of the data does not change.

SOUI	RCE	DESTIN	ATION
20H	Α	50H	oza 619 2.5 ozadebnen
21H	В	been sels 51H	Chalcing Re
22H	С	52H	ASIA GILL III
23H	D	53H	Α
24H	Е	54H	В
25H	F	55H	С
26H	G	56H	D
27H	MISTARY.	57H	E
		58H	monFrailud
		59H	G
		5AH	ete Jest on T

Target = source = 00000020H Requester = destination = 00000053H Byte Count = 000006H

Figure 3-22. Transfer of Data between Memory Locations with Different Boundaries. This will be the result, independent of data path width.

If the destination is the Requester and an early process termination has been indicated by the EOP# signal or DREQn inactive in the Demand Mode, the Temporary Register is not affected. If data remains in the Temporary Register due to differences in data path widths of the Target and Requester, it will not be transferred or otherwise lost, but will be stored for later transfer.

If the destination is the Target and the EOP# signal is sensed active during the Requester access of a transfer, the DMA Controller will complete the transfer by sending to the Target whatever information is in the Temporary Register at the time of process termination. This implies that the Target could be accessed with partial data. For this reason it is advisable to have an I/O device designated as a Requester, unless it is capable of handling partial data transfers.



# 3.6 DMA Controller Programming

Programming a DMA Channel to perform a needed DMA function is in general a four step process. First the global attributes of the DMA Controller are programmed via the two Command Registers. These global attributes include: priority levels, channel group enables, priority mode, and DREQn/EOP# input sampling.

The second step involves setting the operating modes of the particular channel. The Mode Registers are used to define the type of transfer and the handshaking modes. The Bus Size Register and Chaining Register may also need to be programmed in this step.

The third step is setting up the channel is to load the Base Registers in accordance with the needs of the operating modes chosen in step two. The Current Registers are automatically loaded from the Base Registers, if required by the Buffer Transfer Mode in effect. The information loaded and the order in which it is loaded depends on the operating mode. A channel used for cascading, for example, needs no buffer information and this step can be skipped entirely.

The last step is to enable the newly programmed channel using one of the Mask Registers. The channel is then available to perform the desired data transfer. The status of the channel can be observed at any time through the Status Register, Mask Register, Chaining Register, and Software Request register.

Once the channel is programmed and enabled, the DMA process may be initiated in one of two ways, either by a hardware DMA request (DREQn) or a software request (Software Request Register).

Once programmed to a particular Process/Mode configuration, the channel will operate in that configuration until programmed otherwise. For this reason, restarting a channel after the current buffer expires does not require complete reprogramming of the channel. Only those parameters which have changed need to be reprogrammed. The Byte Count

Register is always changed and must be reprogrammed. A Target or Requester Address Register which is incremented or decremented should be reprogrammed also.

### 3.6.1 BUFFER PROCESSES

The Buffer Process is determined by the Auto-Initialize bit of Mode Register I and the Chaining Register. If Auto-Initialize is enabled, Chaining should not be used.

# 3.6.1.1 Single Buffer Process

The Single Buffer Process is programmed by disabling Chaining via the Chaining Register and programming Mode Register I for non-Auto-Initialize.

# 3.6.1.2 Buffer Auto-Initialize Process

Setting the Auto-Initialize bit in Mode Register I is all that is necessary to place the channel in this mode. Buffer Auto-Initialize must not be enabled simultaneous to enabling the Buffer Chaining Mode as this will have unpredictable results.

Once the Base Registers are loaded, the channel is ready to be enabled. The channel will reload its Current Registers from the Base Registers each time the Current Buffer expires, either by an expired Byte Count or an external EOP#.

# 3.6.1.3 Buffer Chaining Process

The Buffer Chaining Process is entered into from the Single Buffer Process. The Mode Registers should be programmed first, with all of the Transfer Modes defined as if the channel were to operate in the Single Buffer Process. The channel's Base and Current Registers are then loaded. When the channel has been set up in this way, and the chaining interrupt service routine is in place, the Chaining Process can be entered by programming the Chaining Register. Figure 3.23 illustrates the Buffer Chaining Process.

An interrupt (IRQ1) will be generated immediately after the Chaining Process is entered, as the channel



then perceives the Base Registers as empty and in need of reloading. It is important to have the interrupt service routine in place at the time the Chaining Process is entered into. The interrupt request is removed when the most significant byte of the Base Target Address is loaded.

The interrupt will occur again when the first buffer expires and the Current Registers are loaded from the Base Registers. The cycle continues until the Chaining Process is disabled, or the host fails to respond to IRQ1 before the Current Buffer expires.




Figure 3-23. Flow of Events in the Buffer Chaining Process

Exiting the Chaining Process can be done by resetting the Chaining Mode Register. If an interrupt is pending for the channel when the Chaining Register is reset, the interrupt request will be removed. The Chaining Process can be temporarily disabled by setting the channel's Mask bit in the Mask Register.

The interrupt service routine for IRQ1 has the responsibility of reloading the Base Register as necessary. It should check the status of the channel to determine the cause of channel expiration, etc. It should also have access to operating system information regarding the channel, if any exists. The IRQ1 service routine should be capable of determining whether the chain should be continued or terminated and act on that information.

## 3.6.2 DATA TRANSFER MODES

The Data Transfer Modes are selected via Mode Register I. The Demand, Single, and Block Modes are selected by bits D6 and D7. The individual transfer type (Fly-By vs Two-Cycle, Read-Write-Verify, and I/O vs Memory) is programmed through both of the Mode registers.

### 3.6.3 CASCADED BUS MASTERS

The Cascade Mode is set by writing ones to D7 and D6 of Mode Register I. When a channel is programmed to operate in the Cascade Mode, all of the other modes associated with Mode Registers I and II are ignored. The priority and DREQn/EOP# definitions of the Command Registers will have the same effect on the channel's operation as any other mode.

## 3.6.4 SOFTWARE COMMANDS

There are five port addresses which, when written to, command certain operations to be performed by the 82380 DMA Controller. The data written to these locations is not of consequence, writing to the location is all that is necessary to command the 82380 to perform the indicated function. Following are descriptions of the command function.



Clear Byte Pointer Flip-Flop-location 000CH

Resets the Byte Pointer Flip-Flop. This command should be performed at the beginning of any access to the channel registers in order to be assured of beginning at a predictable place in the register programming sequence.

Master Clear-location 000DH

All DMA functions are set to their default states. This command is the equivalent of a hardware reset to the DMA Controller. Functions other than those in the DMA Controller section of the 82380 are not affected by this command.

Clear Mask
Register —Channels 0-3—location 000EH
Channels 4-7—location 00CEH

This command simultaneously clears the Mask Bits of all channels in the addressed group, enabling all of the channels in the group.

Clear TC Interrupt Request-location 001EH

This command resets the Terminal Count Interrupt Request Flip-Flop. It is provided to allow the program which made a software DMA request to acknowledge that it has responded to the expiration of the requested channel(s).

# 3.7 Register Definitions

The following diagrams outline the bit definitions and functions of the 82380 DMA Controller's Status and Control Registers. The function and programming of the registers is covered in the previous section on DMA Controller Programming. An entry of 'X' as a bit value indicates "don't care."

Channel Registers Channel	Register Name	(Read Current, Wi Address (Hex)	rite Base)  Byte  Pointer	Bits Accessed
Channel 0	Target Address	00	0	0-7
	SAB CASCADED BUS		1.	8-15
		87	×	16-23
		10	0	24-31
	Byte Count	01	0	0-7
	hoteloreses achom settle		19 7 19 3.16	8-15
		11	0	16-23
	Requester Address	90	0	0-7
	effect on the channel		1	8-15
		91	0	16-23
			1	24-31
Channel 1	Target Address	02	0	0-7
	There are fue nort add		Same 1 are made	8-15
		83	X	16-23
		12	0	24-31
	Byte Count	03	0	0-7
	den is ell that is necessari		Chaining Prope	8-15
		13	0	16-23
	Requester Address	92	0	0-7
			1	8-15
		93	0	16-23
			1	24-31

Channel Registers	Register Name	Address Byte		Bits	
Channel	negister name	(Hex)	Pointer	Accessed	
Channel 2	Target Address	04	0	0-7	
	raiget Address		1	8-15	
		81	×	16-23	
24-31				24-31	
	Puto Count	14	0	0-7	
	Byte Count	05	1	8-15	
		15			
				16-23	
	Requester Address	94	0	0-7	
			1	8-15	
		95	0	16-23	
7-0		paenbuA reg		24-31	
Channel 3	Target Address	06	0	0-7	
			1	8-15	
		82	X	16-23	
		16	0	24-31	
	Byte Count	07	0	0-7	
			1	8-15	
		17	0	16-23	
82-85	Requester Address	96	0	0-7	
			1	8-15	
		97	0	16-23	
			O emily1	24-31	
Channel 4	Target Address	CO	0	0-7	
			1000 - 1 x slove	8-15	
		8F	X	16-23	
		D0	0	24-31	
	Byte Count	C1	0	0-7	
			1	8-15	
		D1	0	16-23	
	Requester Address	98	0	0-7	
	ELEMAND DESIGNATION		1	8-15	
		99	0	16-23	
			1	24-31	
Channel 5	Target Address	C2	0	0-7	
			o amont is	8-15	
		8B	X	16-23	
		D2	0	24-31	
	Byte Count		0		
			1	8-15	
		D3	0	16-23	
	Requester Address	9A	0	0-7	
	11441513171661503		0 1 0 1 0	8-15	
		9B	0	16-23	
		00	1	24-31	




Channel Registers Channel	(I Register Name	Read Current, Write Address	Byte	Bits
Sausacia A		(Hex)	Pointer	Accessed
Channel 6	Target Address	C4	0	0-7
			1	8-15
		89	X	16-23
		D4	0	24-31
	Byte Count	C5	0	0-7
	20		1	8-15
		D5	0	16-23
	Requester Address	9C	0	0-7
			1	8-15
		9D	0	16-23
			1	24-31
Channel 7	Target Address	C6	0	0-7
			1	8-15
		8A	X	16-23
		D6	0	24-31
	Byte Count	C7	0	0-7
			1	8-15
		D7	0	16-23
	Requester Address	9E	0	0-7
			1 .	8-15
		9F	0	16-23
			1	24-31

Command Register I

(Write Only)


Port Address—Channels 0-3—0008H Channels 4-7—00C8H



Command Register II

(Write Only)

Port Addresses—Channels 0-3—001AH Channels 4-7—00DAH






Mode Register I

(Write Only)

Port Addresses—Channels 0-3—000BH Channels 4-7—00CBH




\* Target and Requester DECREMENT is allowed only for byte transfers.

Mode Register II

(Write Only)

Port Addresses—Channels 0-3—001BH Channels 4-7—00DBH



<sup>\*</sup> Target and Requester DECREMENT is allowed only for byte transfers.




Software Request Register

(Read/Write)

Port Addresses—Channels 0-3—0009H Channels 4-7—00C9H


Write Format:

Software DMA Service Request



Read Format:


Software Requests Pending



Mask Set/Reset Register

Individual Channel Mask (Write Only)

Port Addresses—Channels 0-3—000AH Channels 4-7—00CAH






Mask Read/Write Register

Group Channel Mask (Read/Write)


Port Addresses-Channels 0-3-000FH Channels 4-7-00CFH



Status Register

Channel Process Status (Read Only)


Port Addresses—Channels 0-3-0008H Channels 4-7-00C8H



Bus Size Register

Set Data Path Width (Write Only)

Port Addresses—Channels 0-3—0018H Channels 4-7-00D8H




Bus Size Encoding:

00 = Reserved by Intel 10 = 16-bit Bus 


Write Format:

Set Chaining Mode



Read Format:

Channel Interrupt Status



# 3.8 8237A Compatibility

The register arrangement of the 82380 DMA Controller is a superset of the 8237A DMA Controller. Functionally the 82380 DMA Controller is very different from the 8237A. Most of the functions of the 8237A are performed also by the 82380. The following discussion points out the differences between the 8237A and the 82380.

The 8237A is limited to transfers between I/O and memory only (except in one special case, where two channels can be used to perform memory-to-memory transfers). The 82380 DMA Controller can transfer between any combination of memory and I/O. Several other features of the 8237A are enhanced or expanded in the 82380 and other features are added.

The 8237A is an 8-bit only DMA device. For programming compatibility, all of the 8-bit registers are preserved in the 82380. The 82380 is programmed via 8-bit registers. The address registers in the 82380 are 32-bit registers in order to support the

80386's 32-bit bus. The Byte Count Registers are 24-bit registers, allowing support of larger data blocks than possible with the 8237A.

All of the 8237A's operating modes are supported by the 82380 (except the cumbersome two-channel memory-to-memory transfer). The 82380 performs memory-to-memory transfers using only one channel. The 82380 has the added features of buffer pipelining (Buffer Chaining Process), programmable priority levels, and Byte Assembly.

The 82380 also adds the feature of address registers for both destination and source. These addresses may be incremented, decremented, or held constant, as required by the application of the individual channel. This allows any combination of destination and source device.

Each DMA channel has associated with it a Target and a Requester. In the 8237A, the Target is the device which can be accessed by the address register, the Requester is the device which is accessed by the DMA Acknowledge signals and must be an I/O device.



# 4.0 PROGRAMMABLE INTERRUPT CONTROLLER (PIC)

# 4.1 Functional Description

The 82380 Programmable Interrupt Controller (PIC) consists of three enhanced 82C59A Interrupt Contollers. These three controllers together provide 15 external and 5 internal interrupt request inputs. Each external request input can be cascaded with an additional 82C59A slave collector. This scheme allows the 82380 to support a maximum of 120 (15 x 8) external interrupt request inputs.

Following one or more interrupt requests, the 82380 PIC issues an interrupt signal to the 80386. When the 80386 host processor responds with an interrupt acknowledge signal, the PIC will arbitrate between the pending interrupt requests and place the interrupt vector associated with the highest priority pending request on the data bus.

The major enhancement in the 82380 PIC over the 82C59A is that each of the interrupt request inputs

can be individually programmed with its own interrupt vector, allowing more flexibility in interrupt vector mapping.

#### 4.1.1 INTERNAL BLOCK DIAGRAM

The block diagram of the 82380 Programmable Interrupt Controller is shown in Figure 4-1. Internally, the PIC consists of three 82C59A banks: A, B and C. The three banks are cascaded to one another: C is cascaded to B, B is cascaded to A. The INT output of Bank A is used externally to interrupt the 80386.

Bank A has nine interrupt request inputs (two are unused), and Banks B and C have eight interrupt request inputs. Of the fifteen external interrupt request inputs, two are shared by other functions. Specifically, the Interrupt Request 3 input (IRQ3#) can be used as the Timer 2 output (TOUT2#). This pin can be used in three different ways: IRQ3# input only, TOUT2# output only, or using TOUT2# to generate an IRQ3# interrupt request. Also, the Interrupt Request 9 input (IRQ 9#) can be used as DMA Request 4 input (DREQ4). Typically, only IRQ9# or DREQ4 can be used at a time.




Figure 4-1. Interrupt Controller Block Diagram



## **4.1.2 INTERRUPT CONTROLLER BANKS**

All three banks are identical, with the exception of the IRQ1.5 on Bank A. Therefore, only one bank will be discussed. In the 82380 PIC, all external requests can be cascaded into and each interrupt controller bank behaves like a master. As compared to the 82C59A, the enhancements in the banks are:

 All interrupt vectors are individually programmable. (In the 82C59A, the vectors must be programmed in eight consecutive interrupt vector locations.)  The cascade address is provided on the Data Bus (D0-D7). (In the 82C59A, three dedicated control signals (CAS0, CAS1, CAS2) are used for master/slave cascading.)

The block diagram of a bank is shown in Figure 4-2. As can be seen from this figure, the bank consists of six major blocks: the Interrupt Request Register (IRR), the In-Service Register (ISR), the Interrupt Mask Register (IMR), the Priority Resolver (PR), the Vector Register (VR), and the Control Logic. The functional description of each block follows.




Figure 4-2. Interrupt Bank Block Diagram



# INTERRUPT REQUEST (IRR) AND IN-SERVICE REGISTER (ISR)

The interrupts at the Interrupt Request (IRQ) input lines are handled by two registers in cascade, the Interrupt Request Register (IRR) and the In-Service Register (ISR). The IRR is used to store all interrupt levels which are requesting service; and the ISR is used to store all interrupt levels which are being serviced.

# PRIORITY RESOLVER (PR)

This logic block determines the priorities of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during an Interrupt Acknowledge cycle.

#### INTERRUPT MASK REGISTER (IMR)

The IMR stores the bits which mask the interrupt lines to be masked (disabled). The IMR operates on the IRR. Masking of a higher priority input will not affect the interrupt request lines of lower priority.

# **VECTOR REGISTERS (VR)**

This block contains a set of Vector Registers, one for each interrupt request line, to store the pre-programmed interrupt vector number. The corresponding vector number will be driven onto the Data Bus of the 82380 during the Interrupt Acknowledge cycle

#### CONTROL LOGIC

The Control Logic coordinates the overall operations of the other internal blocks within the same bank. This logic will drive the Interrupt Output signal (INT) HIGH when one or more unmasked interrupt inputs are active (LOW). The INT output signal goes directly to the 80386 (in Bank A) or to another bank to which this bank is cascaded (see Figure 4-1). Also, this logic will recognize an Interrupt Acknowledge cycle (via M/IO#, D/C# and W/R# signals). During this bus cycle, the Control Logic will enable the corresponding Vector Register to drive the interrupt vector onto the Data Bus.

In Bank A, the Control Logic is also responsible for handling the special ICW2 interrupt request input (IRQ1.5#).

# 4.2 Interface Signals

#### **4.2.1 INTERRUPT INPUTS**

There are 15 external Interrupt Request inputs and 5 internal Interrupt Requests. The external request inputs are: IRQ3#, IRQ9#, IRQ11# to IRQ23#. They are shown in bold arrows in Figure 4-1. All IRQ inputs are active LOW and they can be programmed (via a control bit in the Initialization Command Word 1 (ICW1)) to be either edge-triggered or level-triggered. In order to be recognized as a valid interrupt request, the interrupt input must be active (LOW) until the first INTA# cycle (see Bus Functional Description).

# Note that all 15 external Interrupt Request inputs have weak internal pull-up resistors.

As mentioned earlier, an 82C59A can be cascaded to each external interrupt input to expand the interrupt capacity to a maximum of 120 levels. Also, two of the interrupt inputs are dual functions: IRQ3# can be used as Timer 2 output (TOUT2#) and IRQ9# can be used as DREQ4 input. IRQ3# is a bidirectional dual function pin. This interrupt request input is wired-OR with the output of Timer 2 (TOUT2#). If only IRQ3# function is to be used, Timer 2 should be programmed so that OUT2 is LOW. Note that TOUT2# can also be used to generate an interrupt request to IRQ3# input.

The five internal interrupt requests serve special system functions. They are shown in Table 4-1. The following paragraphs describe these interrupts.

Table 4-1, 82380 Internal Interrupt Requests

Interrupt Request	Interrupt Source	
IRQ0#	Timer 3 Output (TOUT3#)	
IRQ8#	Timer 0 Output (TOUT0#)	
IRQ1#	DMA Chaining Request	
IRQ4#	DMA Terminal Count	
IRQ1.5#	ICW2 Written	

# TIMER 0 AND TIMER 3 INTERRUPT REQUESTS [IRQ0#]

IRQ8# and IRQ0# interrupt requests are initiated by the output of Timers 0 and 3, respectively. Each of these requests is generated by an edge-detector flip-flop. The flip-flops are activated by the following conditions:

Set— Rising edge of timer output (TOUT);

Clear— Interrupt acknowledge for this request; OR Request is masked (disabled); OR Hardware Reset. These interrupt requests are generated by the 82380 DMA Controller. The chaining request (IRQ1#) indicates that the DMA Base Register is not loaded. The Terminal Count request (IRQ4#) indicates that a software DMA request was cleared.

#### ICW2 INTERRUPT REQUEST [IRQ1.5#]

Whenever an Initialization Control Word 2 (ICW2) is written to a Bank, a special ICW2 interrupt request is generated. The interrupt will be cleared when the newly programmed ICW2 Register is read. This interrupt request is in Bank A at level 1.5. This interrupt request is internally ORed with the Cascaded Request from Bank B and is always assigned a higher priority than the Cascaded Request.

This special interrupt is provided to support compatibility with the original 82C59A. A detailed description of this interrupt is discussed in the Programming section.

# DEFAULT INTERRUPT [IRQ7#]

During an Interrupt Acknowledge cycle, if there is no active pending request, the PIC will automatically

# 4.2.2 INTERRUPT OUTPUT (INT)

The INT output pin is taken directly from bank A. This signal should be tied to the Maskable Interrupt Request (INTR) of the 80386. When this signal is active (HIGH), it indicates that one or more internal/external interrupt requests are pending. The 80386 is expected to respond with an interrupt acknowledge cycle.

# 4.3 Bus Functional Description

The INT output of bank A will be activated as a result of any unmasked interrupt request. This may be a non-cascaded or cascaded request. After the PIC has driven the INT signal HIGH, 80386 will respond by performing two interrupt acknowledge cycles. The timing diagram in Figure 4-3 shows a typical interrupt acknowledge process between the 82380 and the 80386 CPU.




Figure 4-3. Interrupt Acknowledge Cycle



After activating the INT signal, the 82380 monitors the status lines (M/IO#, D/C#, W/R#) and waits for the 80386 to initiate the first interrupt acknowledge cycle. In the 80386 environment, two successive interrupt acknowledge cycles (INTA) marked by M/IO# = LOW, D/C# = LOW, and W/R# = LOW are performed. During the first INTA cycle, the PIC will determine the highest priority request. Assuming this interrupt input has no external Slave Controller cascaded to it, the 82380 will drive the Data Bus with 00H in the first INTA cycle. During the second INTA cycle, the 82380 PIC will drive the Data Bus with the corresponding preprogrammed interrupt vector.

If the PIC determines (from the ICW3) that this interrupt input has an external Slave Controller cascaded to it, it will drive the Data Bus with the specific Slave Cascade Address (instead of 00H) during the first INTA cycle. This Slave Cascade Address is the preprogrammed content in the corresponding Vector Register. This means that no Slave Address should be chosen to be 00H. Note that the Slave Address and Interrupt Vector are different interpretations of the same thing. They are both the contents of the programmable Vector Register. During the second INTA cycle, the Data Bus will be floated so that the external Slave Controller can drive its interrupt vector on the bus. Since the Slave Interrupt Controller resides on the system bus, bus transceiver enable and direction control logic must take this into consideration.

In order to have a successful interrupt service, the interrupt request input must be held active (LOW) until the beginning of the first interrupt acknowledge cycle. If there is no pending interrupt request when the first INTA cycle is generated, the PIC will generate a default vector, which is the IRQ7 vector (bank A level 7).

According to the Bus Cycle definition of the 80386, there will be four Bus Idle States between the two interrupt acknowledge cycles. These idle bus cycles will be initiated by the 80386. Also, during each interrupt acknowledge cycle, the internal Wait State Generator of the 82380 will automatically generate the required number of wait states for internal delays.

# 4.4 Mode of Operation

A variety of modes and commands are available for controlling the 82380 PIC. All of them are programmable; that is, they may be changed dynamically under software control. In fact, each bank can be programmed individually to operate in different modes. With these modes and commands, many possible

configurations are conceivable, giving the user enough versatility for almost any interrupt controlled application.

This section is not intended to show how the 82380 PIC can be programmed. Rather, it describes the operation in different modes.

# 4.4.1 END-OF-INTERRUPT

Upon completion of an interrupt service routine, the interrupted bank needs to be notified so its ISR can be updated. This allows the PIC to keep track of which interrupt levels are in the process of being serviced and their relative priorities. Three different End-Of-Interrupt (EOI) formats are available. They are: Non-Specific EOI Command, Specific EOI Command, and Automatic EOI Mode. Selection of which EOI to use is dependent upon the interrupt operations the user wishes to perform.

If the 82380 is NOT programmed in the Automatic EOI Mode, an EOI command must be issued by the 80386 to the specific 82380 PIC Controller Bank. Also, if this controller bank is cascaded to another internal bank, an EOI command must also be sent to the bank to which this bank is cascaded. For example, if an interrupt request of Bank C in the 82380 PIC is serviced, an EOI should be written into Bank C, Bank B and Bank A. If the request comes from an external interrupt controller cascaded to Bank C, then an EOI should be written into the external controller as well.

# NON-SPECIFIC EOI COMMAND

A Non-Specific EOI command sent from the 80386 lets the 82380 PIC bank know when a service routine has been completed, without specification of its exact interrupt level. The respective interrupt bank automatically determines the interrupt level and resets the correct bit in the ISR.

To take advantage of the Non-Specific EOI, the interrupt bank must be in a mode of operation in which it can predetermine its in-service routine levels. For this reason, the Non-Specific EOI command should only be used when the most recent level acknowledged and serviced is always the highest priority level (i.e., in the Fully Nested Mode structure to be described below). When the interrupt bank receives a Non-Specific EOI command, it simply resets the highest priority ISR bit to indicate that the highest priority routine in service is finished.

Special consideration should be taken when deciding to use the Non-Specific EOI command. Here are two operating conditions in which it is best NOT



used since the Fully Nested Mode structure will be destroyed:

- Using the Set Priority command within an interrupt service routine.
- Using a Special Mask Mode.

These conditions are covered in more detail in their own sections, but are listed here for reference.

#### SPECIFIC EOI COMMAND

Unlike a Non-Specific EOI command which automatically resets the highest priority ISR bit, a Specific EOI command specifies an exact ISR bit to be reset. Any one of the IRQ levels of an interrupt bank can be specified in the command.

The Specific EOI command is needed to reset the ISR bit of a completed service routine whenever the interrupt bank is not able to automatically determine it. The Specific EOI command can be used in all conditions of operation, including those that prohibit Non-Specific EOI command usage mentioned above.

#### AUTOMATIC EOI MODE

When programmed in the Automatic EOI Mode, the 80386 no longer needs to issue a command to notify the interrupt bank it has completed an interrupt routine. The interrupt bank accomplishes this by performing a Non-Specific EOI automatically at the end of the second INTA cycle.

Special consideration should be taken when deciding to use the Automatic EOI Mode because it may disturb the Fully Nested Mode structure. In the Automatic EOI Mode, the ISR bit of a routine in service is reset right after it is acknowledged, thus leaving no designation in the ISR that a service routine is being executed. If any interrupt request within the same bank occurs during this time and interrupts are enabled, it will get serviced regardless of its priority.

Therefore, when using this mode, the 80386 should keep its interrupt request input disabled during execution of a service routine. By doing this, higher priority interrupt levels will be serviced only after the completion of a routine in service. This guideline restores the Fully Nested Mode structure. However, in this scheme, a routine in service cannot be interrupted since the host's interrupt request input is disabled.

## 4.4.2 INTERRUPT PRIORITIES

The 82380 PIC provides various methods for arranging the interrupt priorities of the interrupt request inputs to suit different applications. The following subsections explain these methods in detail.

# 4.4.2.1 Fully Nested Mode

The Fully Nested Mode of operation is a general purpose priority mode. This mode supports a multi-level interrupt structure in which all of the Interrupt Request (IRQ) inputs within one bank are arranged from highest to lowest.

Unless otherwise programmed, the Fully Nested Mode is entered by default upon initialization. At this time, IRQ0# is assigned the highest priority (priority = 0) and IRQ7# the lowest (priority = 7). This default priority can be changed, as will be explained later in the Rotating Priority Mode.

When an interrupt is acknowledged, the highest priority request is determined from the Interrupt Request Register (IRR) and its vector is placed on the bus. In addition, the corresponding bit in the In-Service Register (ISR) is set to designate the routine in service. This ISR bit will remain set until the 80386 issues an End Of Interrupt (EOI) command immediately before returning from the service routine; or alternately, if the Automatic End Of Interrupt (AEOI) bit is set, the ISR bit will be reset at the end of the second INTA cycle.



While the ISR bit is set, all further interrupts of the same or lower priority are inhibited. Higher level interrupts can still generate an interrupt, which will be acknowledged only if the 80386 internal interrupt enable flip-flop has been re-enabled (through software inside the current service routine).

# 4.4.2.2 Automatic Rotation—Equal Priority Devices

Automatic rotation of priorities serves in applications where the interrupting devices are of equal priority within an interrupt bank. In this kind of environment, once a device is serviced, all other equal priority peripherals should be given a chance to be serviced before the original device is serviced again. This is accomplished by automatically assigning a device the lowest priority after being serviced. Thus, in the worst case, the device would have to wait until all other peripherals connected to the same bank are serviced before it is serviced again.

There are two methods of accomplishing automatic rotation. One is used in conjunction with the Non-Specific EOI command and the other is used with

the Automatic EOI mode. These two methods are discussed below.

#### ROTATE ON NON-SPECIFIC EOI COMMAND

When the Rotate On Non-Specific EOI command is issued, the highest ISR bit is reset as in a normal Non-Specific EOI command. However, after it is reset, the corresponding Interrupt Request (IRQ) level is assigned the lowest priority. Other IRQ priorities rotate to conform to the Fully Nested Mode based on the newly assigned low priority.

Figure 4-4 shows how the Rotate On Non-Specific EOI command affects the interrupt priorities. Assume the IRQ priorities were assigned with IRQ0 the highest and IRQ7 the lowest. IRQ6 and IRQ4 are already in service but neither is completed. Being the higher priority routine, IRQ4 is necessarily the routine being executed. During the IRQ4 routine, a rotate on Non-Specific EOI command is executed. When this happens, Bit 4 in the ISR is reset. IRQ4 then becomes the lowest priority and IRQ5 becomes the highest.




Figure 4-4. Rotate On Non-Specific EOI Command



#### ROTATE ON AUTOMATIC EOI MODE

The Rotate On Automatic EOI Mode works much like the Rotate On Non-Specific EOI Command. The main difference is that priority rotation is done automatically after the second INTA cycle of an interrupt request. To enter or exit this mode, a Rotate-On-Automatic-EOI Set Command and Rotate-On-Automatic-EOI Clear Command is provided. After this mode is entered, no other commands are needed as in the normal Automatic EOI Mode. However, it must be noted again that when using any form of the Automatic EOI Mode, special consideration should be taken. The guideline presented in the Automatic EOI Mode also applies here.

# 4.4.2.3 Specific Rotation—Specific Priority

Specific rotation gives the user versatile capabilities in interrupt controlled operations. It serves in those applications in which a specific device's interrupt priority must be altered. As opposed to Automatic Rotation which will automatically set priorities after each interrupt request is serviced, specific rotation is completely user controlled. That is, the user selects which interrupt level is to receive the lowest or the highest priority. This can be done during the main

program or within interrupt routines. Two specific rotation commands are available to the user: Set Priority Command and Rotate On Specific EOI Command.

#### SET PRIORITY COMMAND

The Set Priority Command allows the programmer to assign an IRQ level the lowest priority. All other interrupt levels will conform to the Fully Nested Modebased on the newly assigned low priority.

### ROTATE ON SPECIFIC EOI COMMAND

The Rotate On Specific EOI Command is literally a combination of the Set Priority Command and the Specific EOI Command. Like the Set Priority Command, a specified IRQ level is assigned lowest priority. Like the Specific EOI Command, a specified level will be reset in the ISR. Thus, this command accomplishes both tasks in one single command.

# 4.4.2.4 Interrupt Priority Mode Summary

In order to simplify understanding the many modes of interrupt priority, Table 4-2 is provided to bring out their summary of operations.

**Table 4-2. Interrupt Priority Mode Summary** 

Interrupt	Operation	Effect On Priority After EOI		
Priority Mode	Summary	Non-Specific/Automatic	Specific	
Fully-Nested Mode	IRQ0#-Highest Priority IRQ7#-Lowest Priority	No change in priority. Highest ISR bit is reset.	Not Applicable.	
Automatic Rotation (Equal Priority Devices)	Interrupt level just serviced is the lowest priority. Other priorities rotate to conform to Fully-Nested Mode.	Highest ISR bit is reset and the corresponding level becomes the lowest priority.	Not Applicable.	
Specific Rotation (Specific Priority Devices)	User specifies the lowest priority level. Other priorities rotate to conform to Fully-Nested Mode.	Not Applicable.	As described under 'Operation Summary'	



## 4.4.3 INTERRUPT MASKING

#### VIA INTERRUPT MASK REGISTER

Each bank in the 82380 PIC has an Interrupt Mask Register (IMR) which enhances interrupt control capabilities. This IMR allows individual IRQ masking. When an IRQ is masked, its interrupt request is disabled until it is unmasked. Each bit in the 8-bit IMR disables one interrupt channel if it is set (HIGH). Bit 0 masks IRQ0, Bit 1 masks IRQ1 and so forth. Masking an IRQ channel will only disable the corresponding channel and does not affect the others operations.

The IMR acts only on the output of the IRR. That is, if an interrupt occurs while its IMR bit is set, this request is not 'forgotten'. Even with an IRQ input masked, it is still possible to set the IRR. Therefore, when the IMR bit is reset, an interrupt request to the 80386 will then be generated, providing that the IRQ request remains active. If the IRQ request is removed before the IMR is reset, the Default Interrupt Vector (Bank A, level 7) will be generated during the interrupt acknowledge cycle.

# SPECIAL MASK MODE

In the Fully Nested Mode, all IRQ levels of lower priority than the routine in service are inhibited. However, in some applications, it may be desirable to let a lower priority interrupt request to interrupt the routine in service. One method to achieve this is by using the Special Mask Mode. Working in conjunction with the IMR, the Special Mask Mode enables interrupts from all levels except the level in service. This is usually done inside an interrupt service routine by masking the level that is in service and then issuing the Special Mask Mode Command. Once the Special Mask Mode is enabled, it remains in effect until it is disabled.

### 4.4.4 EDGE OR LEVEL INTERRUPT TRIGGERING

Each bank in the 82380 PIC can be programmed independently for either edge or level sensing for the interrupt request signals. Recall that all IRQ inputs are active LOW. Therefore, in the edge triggered mode, an active edge is defined as an input transition from an inactive (HIGH) to active (LOW) state. The interrupt input may remain active without generating another interrupt. During level triggered mode, an interrupt request will be recognized by an active (LOW) input, and there is no need for edge detection. However, the interrupt request must be removed before the EOI Command is issued, or the 80386 must be disabled to prevent a second false interrupt from occurring.

In either modes, the interrupt request input must be active (LOW) during the first INTA cycle in order to be recognized. Otherwise, the Default Interrupt Vector will be generated at level 7 of Bank A.

# 4.4.5 INTERRUPT CASCADING

As mentioned previously, the 82380 allows for external Slave interrupt controllers to be cascaded to any of its external interrupt request pins. The 82380 PIC indicates that a external Slave Controller is to be serviced by putting the contents of the Vector Register associated with the particular request on the 80386 Data Bus during the first INTA cycle (instead of 00H during a non-slave service). The external logic should latch the vector on the Data Bus using the INTA status signals and use it to select the external Slave Controller to be serviced (see Figure 4-5). The selected Slave will then respond to the second INTA cycle and place its vector on the Data Bus. This method requires that if external Slave Controllers




Figure 4-5. Slave Cascade Address Capturing



are used in the system, no vector should be programmed to 00H.

Since the external Slave Cascade Address is provided on the Data Bus during INTA cycle 1, an external latch is required to capture this address for the Slave Controller. A simple scheme is depicted in Figure 4-5.

# 4.4.5.1 Special Fully Nested Mode

This mode will be used where cascading is employed and the priority is to be conserved within each Slave Controller. The Special Fully Nested Mode is similar to the 'regular' Fully Nested Mode with the following exceptions:

- When an interrupt request from a Slave Controller is in service, this Slave Controller is not locked out from the Master's priority logic. Further interrupt requests from the higher priority logic within the Slave Controller will be recognized by the 82380 PIC and will initiate interrupts to the 80386. In comparing to the 'regular' Fully Nested Mode, the Slave Controller is masked out when its request is in service and no higher requests from the same Slave Controller can be serviced.
- Before exiting the interrupt service routine, the software has to check whether the interrupt serviced was the only request from the Slave Controller. This is done by sending a Non-Specific EOI Command to the Slave Controller and then reading its In Service Register. If there are no requests in the Slave Controller, a Non-Specific EOI can be sent to the corresponding 82380 PIC bank also. Otherwise, no EOI should be sent.

# 4.4.6 READING INTERRUPT STATUS

The 82380 PIC provides several ways to read different status of each interrupt bank for more flexible interrupt control operations. These include polling the highest priority pending interrupt request and reading the contents of different interrupt status registers.

## 4.4.6.1 Poll Command

The 82380 PIC supports status polling operations with the Poll Command. In a Poll Command, the

pending interrupt request with the highest priority can be determined. To use this command, the INT output is not used, or the 80386 interrupt is disabled. Service to devices is achieved by software using the Poll Command.

This mode is useful if there is a routine command common to several levels so that the INTA sequence is not needed. Another application is to use the Poll Command to expand the number of priority levels.

Notice that the ICW2 mechanism is not supported for the Poll Command. However, if the Poll Command is used, the programmable Vector Registers are of no concern since no INTA cycle will be generated.

# 4.4.6.2 Reading Interrupt Registers

The contents of each interrupt register (IRR, ISR, and IMR) can be read to update the user's program on the present status of the 82380 PIC. This can be a versatile tool in the decision making process of a service routine, giving the user more control over interrupt operations.

The reading of the IRR and ISR contents can be performed via the Operation Control Word 3 by using a Read Status Register Command and the content of IMR can be read via a simple read operation of the register itself.

# 4.5 Register Set Overview

Each bank of the 82380 PIC consists of a set of 8-bit registers to control its operations. The address map of all the registers is shown in Table 4-3. Since all three register sets are identical in functions, only one set will be described.

Functionally, each register set can be divided into five groups. They are: the four Initialization Command Words (ICW's), the three Operation Control Words (OCW's), the Poll/Interrupt Request/In-Service Register, the Interrupt Mask Register, and the Vector Registers. A description of each group follows.



Table 4-3. Interrupt Controller Register Address Map

Port Address	Access	Register Description
20H	Write	Bank B ICW1, OCW2, or OCW3
	Read	Bank B Poll, Request or In-Service Status Register
21H	Write	Bank B ICW2, ICW3, ICW4, OCW1
	Read	Bank B Mask Register
22H	Read	Bank B ICW2
28H	Read/Write	IRQ8 Vector Register
29H	Read/Write	IRQ9 Vector Register
2AH	Read/Write	Reserved
2BH	Read/Write	IRQ11 Vector Register
2CH	Read/Write	IRQ12 Vector Register
2DH	Read/Write	IRQ13 Vector Register
2EH	Read/Write	IRQ14 Vector Register
2FH	Read/Write	IRQ15 Vector Register
АОН	Write	Bank C ICW1, OCW2, or OCW3
	Read	Bank C Poll, Request or In-Service Status Register
A1H	Write	Bank C ICW2, ICW3, ICW4, OCW1
	Read	Bank C Mask Register
A2H	Read	Bank C ICW2
A8H	Read/Write	IRQ16 Vector Register
A9H	Read/Write	IRQ17 Vector Register
AAH	Read/Write	IRQ18 Vector Register
ABH	Read/Write	IRQ19 Vector Register
ACH	Read/Write	IRQ20 Vector Register
ADH	Read/Write	IRQ21 Vector Register
AEH	Read/Write	IRQ22 Vector Register
AFH	Read/Write	IRQ23 Vector Register
30H	Write	Bank A ICW1, OCW2, or OCW3
	Read	Bank A Poll, Request or In-Service Status Register
31H	Write	Bank A ICW2, ICW3, ICW4, OCW1
	Read	Bank A Mask Register
32H	Read	Bank ICW2
38H	Read/Write	IRQ0 Vector Register
39H	Read/Write	IRQ1 Vector Register
зан	Read/Write	IRQ1.5 Vector Register
звн	Read/Write	IRQ3 Vector Register
3CH	Read/Write	IRQ4 Vector Register
3DH	Read/Write	Reserved
3EH	Read/Write	Reserved
3FH	Read/Write	IRQ7 Vector Register



# 4.5.1 INITIALIZATION COMMAND WORDS (ICW)

Before normal operation can begin, the 82380 PIC must be brought to a known state. There are four 8-bit Initialization Command Words in each interrupt bank to setup the necessary conditions and modes for proper operation. Except for the second common word (ICW2) which is a read/write register, the other three are write-only registers. Without going into detail of the bit definitions of the command words, the following subsections give a brief description of what functions each command word controls.

#### ICW1

The ICW1 has three major functions. They are:

- To select between the two IRQ input triggering modes (edge-or level-triggered);
- To designate whether or not the interrupt bank is to be used alone or in the cascade mode. If the cascade mode is desired, the interrupt bank will accept ICW3 for further cascade mode programming. Otherwise, no ICW3 will be accepted;
- To determine whether or not ICW4 will be issued; that is, if any of the ICW4 operations are to be used.

### ICW2

ICW2 is provided for compatibility with the 82C59A only. Its contents do not affect the operation of the interrupt bank in any way. Whenever the ICW2 of any of the three banks is written into, an interrupt is generated from Bank A at level 1.5. The interrupt request will be cleared after the ICW2 register has been read by the 80386. The user is expected to program the corresponding vector register or to use it as an indicator that an attempt was made to alter the contents. Note that each ICW2 register has different addresses for read and write operations.

#### ICW3

The interrupt bank will only accept an ICW3 if programmed in the external cascade mode (as indicated in ICW1). ICW3 is used for specific programming within the cascade mode. The bits in ICW3 indicate which interrupt request inputs have a Slave cascaded to them. This will subsequently affect the interrupt vector generation during the interrupt acknowledge cycles as described previously.

#### ICW4

The ICW4 is accepted only if it was selected in ICW1. This command word register serves two functions:

- To select either the Automatic EOI mode or software EOI mode;
- To select if the Special Nested mode is to be used in conjunction with the cascade mode.

# 4.5.2 OPERATION CONTROL WORDS (OCW)

Once initialized by the ICW's, the interrupt banks will be operating in the Fully Nested Mode by default and they are ready to accept interrupt requests. However, the operations of each interrupt bank can be further controlled or modified by the use of OCW's. Three OCW's are available for programming various modes and commands. Note that all OCW's are 8-bit write-only registers.

The modes and operations controlled by the OCW's are:

- Fully Nested Mode;
- Rotating Priority Mode;
- Special Mask Mode;
- Poll Mode;
- EOI Commands;
- Read Status Commands.

#### OCW1

OCW1 is used solely for masking operations. It provides a direct link to the Interrupt Mask Register (IMR). The 80386 can write to this OCW register to enable or disable the interrupt inputs. Reading the pre-programmed mask can be done via the Interrupt Mask Register which will be discussed shortly.

#### OCW2

OCW2 is used to select End-Of-Interrupt, Automatic Priority Rotation, and Specific Priority Rotation operations. Associated commands and modes of these operations are selected using the different combinations of bits in OCW2.

Specifically, the OCW2 is used to:

- Designate an interrupt level (0-7) to be used to reset a specific ISR bit or to set a specific priority. This function can be enabled or disabled:
- Select which software EOI command (if any) is to be executed (i.e., Non-Specific or Specific EOI);
- Enable one of the priority rotation operations (i.e., Rotate On Non-Specific EOI, Rotate On Automatic EOI, or Rotate on Specific EOI).

## OCW3

There are three main categories of operation that OCW3 controls. That are summarized as follows:



- To select and execute the Read Status Register Commands, either reading the Interrupt Request Register (IRR) or the In-Service Register (ISR);
- To issue the Poll Command. The Poll Command will override a Read Register Command if both functions are enabled simultaneously;
- To set or reset the Special Mask Mode.

# 4.5.3 POLL/INTERRUPT REQUEST/IN-SERVICE STATUS REGISTER

As the name implies, this 8-bit read-only register has multiple functions. Depending on the command issued in the OCW3, the content of this register reflects the result of the command executed. For a Poll Command, the register read contains the binary code of the highest priority level requesting service (if any). For a Read IRR Command, the register content will show the current pending interrupt request(s). Finally, for a Read ISR Command, this register will specify all interrupt levels which are being serviced.

# 4.5.4 INTERRUPT MASK REGISTER (IMR)

This is a read-only 8-bit register which, when read, will specify all interrupt levels within the same bank that are masked.

### 4.5.5 VECTOR REGISTER (VR)

Each interrupt request input has an 8-bit read/write programmable vector register associated with it. The registers should be programmed to contain the interrupt vector for the corresponding request. The contents of the Vector Register will be placed on the Data Bus during the INTA cycles as described previously.

# 4.6 Programming

Programming the 82380 PIC is accomplished by using two types of command words: ICW's and OCW's. All modes and commands explained in the previous sections are programmable using the ICW's and OCW's. The ICW's are issued from the 80386 in a sequential format and are used to setup the banks in the 82380 PIC in an initial state of operation. The OCW's are issued as needed to vary and control the 82380 PIC's operations.

Both ICW's and OCW's are sent by the 80386 to the interrupt banks via the Data Bus. Each bank distinguishes between the different ICW's and OCW's by the I/O address map, the sequence they are issued (ICW's only), and by some dedicated bits among the ICW's and OCW's.

All three interrupt banks are programmed in a similar way. Therefore, only a single bank will be described.

# 4.6.1 INITIALIZATION (ICW)

Before normal operation can begin, each bank must be initialized by programming a sequence of two to four bytes written into the ICW's.

Figure 4-6 shows the initialization flow for an interrupt bank. Both ICW1 and ICW2 must be issued for any form of operation. However, ICW3 and ICW4 are used only if designated in ICW1. Once initialized, if any programming changes within the ICW's are to be made, the entire ICW sequence must be reprogrammed, not just an individual ICW.

Note that although the ICW2's in the 82380 PIC do not affect the Bank's operation, they still must be programmed in order to preserve the compatibility with the 82C59A. The contents programmed are not relevant to the overall operations of the interrupt banks. Also, whenever one of the three ICW2's is programmed, an interrupt level 1.5 in Bank A will be generated. This interrupt request will be cleared upon reading of the ICW2 registers. Since the three ICW2's share the same interrupt level and the system may not know the origin of the interrupt, all three ICW2's must be read.

However, it is not necessary to provide an interrupt service routine for the ICW2 interrupt. One way to avoid this is as follows. At the beginning of the initialization of the interrupt banks, the 80386 interrupt should be disabled. After each ICW2 register write operation is performed during the initialization, the corresponding ICW2 register is read. This read operation will clear the interrupt request of the 82380. At the end of the initialization, the 80386 interrupt is reenabled. With this method, the 80386 will not detect the ICW2 interrupt request, thus eliminating the need of an interrupt service routine.

Certain internal setup conditions occur automatically within the interrupt bank after the first ICW (ICW1) has been issued. They are:

- The edge sensitive circuit is reset, which means that following initialization, an interrupt request input must make a HIGH-to-LOW transition to generate an interrupt;
- The Interrupt Mask Register (IMR) is cleared; that is, all interrupt inputs are enabled;
- IRQ7 input of each bank is assigned priority 7 (lowest);
- Special Mask Mode is cleared and Status Read is set to IRR;
- If no ICW4 is needed, then no Automatic-EOI is selected.






Figure 4-6. Initialization Sequence

#### 4.6.2 VECTOR REGISTERS (VR)

Each interrupt request input has a separate Vector Register. These Vector Registers are used to store the pre-programmed vector number corresponding to their interrupt sources. In order to guarantee proper interrupt handling, all Vector Registers must be programmed with the predefined vector numbers. Since an interrupt request will be generated whenever an ICW2 is written during the initialization sequence, it is important that the Vector Register of IRQ1.5 in Bank A should be initialized and the interrupt service routine of this vector is set up before the ICW's are written.

#### 4.6.3 OPERATION CONTROL WORDS (OCW)

After the ICW's are programmed, the operations of each interrupt controller bank can be changed by writing into the OCW's as explained before. There is no special programming sequence required for the OCW's. Any OCW may be written at any time in order to change the mode of or to perform certain operations on the interrupt banks.

#### 4.6.3.1 Read Status and Poll Commands (OCW3)

Since the reading of IRR and ISR status as well as the result of a Poll Command are available on the



same read-only Status Register, a special Read Status/Poll Command must be issued before the Poll/Interrupt Request/In-Service Status Register is read. This command can be specified by writing the required control word into OCW3. As mentioned earlier, if both the Poll Command and the Status Read Command are enabled simultaneously, the Poll Command will override the Status Read. That is, after the command execution, the Status Register will contain the result of the Poll Command.

Note that for reading IRR and ISR, there is no need to issue a Read Status Command to the OCW3 every time the IRR or ISR is to be read. Once a Read


Status Command is received by the interrupt bank, it 'remembers' which register is selected. However, this is not true when the Poll Command is used.

In the Poll Command, after the OCW3 is written, the 82380 PIC treats the next read to the Status Register as an interrupt acknowledge. This will set the appropriate IS bit if there is a request and read the priority level. Interrupt Request input status remains unchanged from the Poll Command to the Status Read.


In addition to the above read commands, the Interrupt Mask Register (IMR) can also be read. When read, this register reflects the contents of the preprogrammed OCW1 which contains information on which interrupt request(s) is(are) currently disabled.

# 4.7 Register Bit Definition

### **INITIALIZATION COMMAND WORD 1 (ICW1)**




#### **INITIALIZATION COMMAND WORD 2 (ICW2)**







# INITIALIZATION COMMAND WORD 3 (ICW3) ICW3 for Bank A:




#### ICW3 for Bank B:




#### ICW3 for Bank C:



## **INITIALIZATION COMMAND WORD 4 (ICW4)**




### **OPERATION CONTROL WORD 1 (OCW1)**






## **OPERATION CONTROL WORD 2 (OCW2)**



**OPERATION CONTROL WORD 3 (OCW3)** 




ESMM-Enable Special Mask Mode. When this bit is set to 1, it enables the SMM bit to set or reset the Special Mask Mode. When this bit is set to 0, SMM bit becomes don't care.

SMM—Special Mask Mode. If ESMM = 1 and SMM = 1, the interrupt controller bank will enter Special Mask Mode. If ESMM = 1 and SMM = 0, the bank will revert to normal mask mode. When ESMM = 0, SMM has no effect.


# Poll/Interrupt Request/In-Service Status Register

## **POLL COMMAND STATUS**







#### INTERRUPT REQUEST STATUS



#### NOTE

Although all Interrupt Request inputs are active LOW, the internal logical will invert the state of the pins so that when there is a pending interrupt request at the input, the corresponding IRQ bit will be set to HIGH in the Interrupt Request Status register.





# 4.8 Register Operational Summary

For ease of reference, Table 4-4 gives a summary of the different operating modes and commands with their corresponding registers.

**Table 4-4 Register Operational Summary** 

Operational Description	Command Words	Bits	
Fully Nested Mode	OCW-Default	A S = KiMO this t = MM23	
Non-specific EOI Command	OCW2	EOI	
Specific EOI Command	OCW2	SL, EOI, LO-L2	
Automatic EOI Mode	ICW1, ICW4	IC4, AEOI	
Rotate On Non-Specific	OCW2	EOI	
EOI Command			
Rotate On Automatic	OCW2	R, SL, EOI	
EOI Mode	10 50 50 ac co ac v		
Set Priority Command	OCW2	L0-L2	
Rotate On Specific	OCW2	R, SL, EOI	
EOI Command			
Interrupt Mask Register	OCW1	M0-M7	
Special Mask Mode	OCW3	ESMM, SMM	
Level Triggered Mode	ICW1	LTIM	
Edge Triggered Mode	ICW1	LTIM	
Read Register Command, IRR	OCW3	RR, RIS	
Read Register Command, ISR	OCW3	RR, RIS	
Red IMR	IMR	M0-M7	
Poll Command	OCW3	P	
Special Fully Nested Mode	ICW2, ICW4	IC4, SFNM	



# 5.0 PROGRAMMABLE INTERVAL TIMER

# 5.1 Functional Description

The 82380 contains four independently Programmable Interval Timers: Timer 0–3. All four timers are functionally compatible to the Intel 82C54. The first three timers (Timer 0–2) have specific functions. The fourth timer, Timer 3, is a general purpose timer. Table 5-1 depicts the functions of each timer. A brief description of each timer's function follows.

Table 5-1. Programmable Interval Timer Functions

Timer	Output	Function
nolone single	IRQ8 seenT yes	
sily no	TOUT1/REF#	Gen. Purpose/DRAM Refresh Reg.
2	TOUT2#/IRQ3#	Gen. Purpose/Speaker Out/IRQ3#
3	TOUT3#	Gen. Purpose/IRQ0 Generator

#### TIMER 0— Event Based IRQ8 Generator

Timer 0 is intended to be used as an Event Counter. The output of this timer will generate an Interrupt Request 8 (IRQ8) upon a rising edge of the timer output (TOUT0). Typically, this timer is used to implement a time-of-day clock or system tick. The Timer 0 output is not available as an external signal.

TIMER 1— General Purpose/DRAM Refresh Request

The output of Timer 1, TOUT1, can be used as a general purpose timer or as a DRAM Refresh Request signal. The rising edge of this output creates a DRAM refresh request to the 82380 DRAM Refresh Controller. Upon reset, the Refresh Request function is disabled, and the output pin is the Timer 1 output.

### TIMER 2—General Purpose/Speaker Out/IRQ3#

The Timer 2 output, TOUT2#, could be used to support tone generation to an external speaker. This pin is a bidirectional signal. When used as an input, a logic LOW asserted at this pin will generate an Interrupt Register 3 (IRQ3#) (see Programmable Interrupt Controller).




Figure 5-1. Block Diagram of Programmable Interval Timer



# TIMER 3—General Purpose/Interrupt Request 0 Generator

The output of Timer 3 is fed to an edge detector and generates an Interrupt Request 0 (IRQ0) in the 82380. The inverted output of this timer (TOUT3#) is also available as an external signal for general purpose use.

## 5.1.1 INTERNAL ARCHITECTURE

The functional block diagram of the Programmable Interval Timer section is shown in Figure 5-1. Following is a description of each block.

## DATA BUFFER & READ/WRITE LOGIC

This part of the Programmable Interval Timer is used to interface the four timers to the 82380 internal bus. The Data Buffer is for transferring commands and data between the 8-bit internal bus and the timers.

The Read/Write Logic accepts inputs from the internal bus and generates signals to control other functional blocks within the timer section.

# CONTROL WORD REGISTERS I & II

The Control Word Registers are write-only registers. They are used to control the operating modes of the timers. Control Word Register I controls Timers 0, 1 and 2, and Control Word Register II controls Timer 3. Detailed description of the Control Word Registers will be included in the Register Set Overview section.

# COUNTER 0, COUNTER 1, COUNTER 2, COUNTER 3

Counters 0, 1, 2, and 3 are the major parts of Timers 0, 1, 2, and 3, respectively. These four functional blocks are identical in operation, so only a single counter will be described. The internal block diagram of one counter is shown in Figure 5-2.




Figure 5-2. Internal Block Diagram of A Counter



The four counters share a common clock input (CLKIN), but otherwise are fully independent. Each counter is programmable to operate in a different Mode.

Although the Control Word Register is shown in the Figure 5-2, it is not part of the counter itself. Its programmed contents are used to control the operations of the counters.

The Status Register, when latched, contains the current contents of the Control Word Register and status of the output and Null Count Flag (see Read Back Command).

The Counting Element (CE) is the actual counter. It is a 16-bit presettable synchronous down counter.

The Output Latches (OL) contain two 8-bit latches (OLM and OLL). Normally, these latches 'follow' the content of the CE. OLM contains the most significant byte of the counter and OLL contains the least significant byte. If the Counter Latch Command is sent to the counter, OL will latch the present count until read by the 80386 and then return to follow the CE. One latch at a time is enabled by the timer's Control Logic to drive the internal bus. This is how the 16-bit Counter communicates over the 8-bit internal bus. Note that CE cannot be read. Whenever the count is read, it is one of the OL's that is being read.

When a new count is written into the counter, the value will be stored in the Count Registers (CR), and transferred to CE. The transferring of the contents from CR's to CE is defined as 'loading' of the counter. The Count Register contains two 8-bit registers: CRM (which contains the most significant byte) and CRL (which contains the least significant byte). Similar to the OL's, the Control Logic allows one register at a time to be loaded from the 8-bit internal bus. However, both bytes are transferred from the CR's to the CE simultaneously. Both CR's are cleared when the Counter is programmed. This way, if the Counter has been programmed for one byte count (either the most significant or the least significant byte only), the other byte will be zero. Note that CE cannot be written into directly. Whenever a count is written, it is the CR that is being written.

As shown in the diagram, the Control Logic consists of three signals: CLKIN, GATE, and OUT. CLKIN and GATE will be discussed in detail in the section that follows. OUT is the internal output of the counter. The external outputs of some timers (TOUT) are the inverted version of OUT (see TOUT1, TOUT2#, TOUT3#). The state of OUT depends on the mode of operation of the timer.

# 5.2 Interface Signals

#### 5.2.1 CLKIN

CLKIN is an input signal used by all four timers for internal timing reference. This signal can be independent of the 82380 system clock, CLK2. In the following discussion, each 'CLK Pulse' is defined as the time period between a rising edge and a falling edge, in that order, of CLKIN.

During the rising edge of CLKIN, the state of GATE is sampled. All new counts are loaded and counters are decremented on the falling edge of CLKIN.

Please note that there are restrictions on the CLKIN signal during WRITE cycles to the 82380 timer unit. Refer to the appendix of this data manual for details on this issue.

## 5.2.2 TOUT1, TOUT2#, TOUT3#

TOUT1, TOUT2# and TOUT3# are the external output signals of Timer 1, Timer 2 and Timer 3, respectively. TOUT2# and TOUT3# are the inverted signals of their respective counter outputs, OUT. There is no external output for Timer 0.

If Timer 2 is to be used as a tone generator of a speaker, external buffering must be used to provide sufficient drive capability.

The Outputs of Timer 2 and 3 are dual function pins. The output pin of Timer 2 (TOUT2#/IRQ3#), which is a bidirectional open-collector signal, can also be used as interrupt request input. When the interrupt function is enabled (through the Programmable Interrupt Controller), a LOW on this input will generate an Interrupt Request 3# to the 82380 Programmable Interrupt Controller. This pin has a weak internal pull-up resistor. To use the IRQ3# function, Timer 2 should be programmed so that OUT2 is LOW. Additionally, OUT3 of Timer 3 is connected to an edge detector which will generate an Interrupt Request 0 (IRQ0) to the 82380 after the rising edge of OUT3 (see Figure 5-1).

### **5.2.3 GATE**

GATE is not an externally controllable signal. Rather, it can be software controlled with the Internal Control Port. The state of GATE is always sampled on the rising edge of CLKIN. Depending on the mode of operation, GATE is used to enable/disable counting or trigger the start of an operation.

For Timer 0 and 1, GATE is always enabled (HIGH). For Timer 2 and 3, GATE is connected to Bit 0 and



6, respectively, of an Internal Control Port (at address 61H) of the 82380. After a hardware reset, the state of GATE of Timer 2 and 3 is disabled (LOW).

# 5.3 Modes of Operation

Each timer can be independently programmed to operate in one of six different modes. Timers are programmed by writing a Control Word into the control Word Register followed by an Initial Count (see Programming).

The following are defined for use in describing the different modes of operation.

CLK Pulse—A rising edge, then a falling edge, in that order of CLKIN.

Trigger—A rising edge of a timer's GATE input. Timer/Counter Loading—The transfer of a count from Count Register (CR) to Count Element (CE).

Note that figures 5-3 through 5-8 show the logical outputs of the timer units,  $OUT_x$ . This signal polarity does not reflect that of the  $TOUT_x$  signals. See the first paragraph of Section 5.2.2.

# 5.3.1 MODE 0—INTERRUPT ON TERMINAL COUNT

Mode 0 is typically used for event counting. After the Control Word is written, OUT is initially LOW, and will remain LOW until the counter reaches zero. OUT then goes HIGH and remains HIGH until a new count or a new Mode 0 Control Word is written into the counter.

In this mode, GATE = HIGH enables counting; GATE = LOW disables counting. However, GATE has no effect on OUT.

After the Control Word and initial count are written to a timer, the initial count will be loaded on the next CLK pulse. This CLK pulse does not decrement the count, so for an initial count of N, OUT does not go HIGH until N + 1 CLK pulses after the initial count is written.

If a new count is written to the timer, it will be loaded on the next CLK pulse and counting will continue from the new count. If a two-byte count is written, the following happens:

- Writing the first byte disables counting, OUT is set LOW immediately (i.e., no CLK pulse required).
- 2. Writing the second byte allows the new count to be loaded on the next CLK pulse.

This allows the counting sequence to be synchronized by software. Again, OUT does not go HIGH until N  $\pm$  1 CLK pulses after the new count of N is written.

If an initial count is written while GATE is LOW, the counter will be loaded on the next CLK pulse. When GATE goes HIGH, OUT will go HIGH N CLK pulses later; no CLK pulse is needed to load the counter as this has already been done.


# 5.3.2 MODE 1—GATE RETRIGGERABLE ONE-SHOT

In this mode, OUT will be initially HIGH. OUT will go LOW on the CLK pulse following a trigger to start the one-shot operation. The OUT signal will then remain LOW until the timer reaches zero. At this point, OUT will stay HIGH until the next trigger comes in. Since the state of GATE signals of Timer 0 and 1 are internally set to HIGH.

After writing the Control Word and initial count, the timer is considered 'armed'. A trigger results in loading the timer and setting OUT LOW on the next CLK pulse. Therefore, an initial count of N will result in a one-shot pulse width of N CLK cycles. Note that this one-shot operation is retriggerable; i.e., OUT will remain LOW for N CLK pulses after every trigger. The one-shot operation can be repeated without rewriting the same count into the timer.

If a new count is written to the timer during a oneshot operation, the current one-shot pulse width will not be affected until the timer is retriggered. This is because loading of the new count to CE will occur only when the one-shot is triggered.





- 1. Counters are programmed for binary (not BCD) counting and for reading/writing least significant byte (LSB) only.
- 2. The counter is always selected (CS always low).
  3. CW stands for "Control Word"; CW = 10 means a control word of 10, Hex is written to the counter.
- 4. LSB stands for "least significant byte" of count.
- 5. Numbers below diagrams are count values.

The lower number is the least significant byte.

The upper number is the most significant byte. Since the counter is programmed to read/write LSB only, the most significant byte cannot be read.

N stands for an undefined count.

Vertical lines show transitions between count values.

Figure 5-3. Mode 0




Figure 5-4. Mode 1

#### 5.3.3 MODE 2-RATE GENERATOR

This mode is a divide-by-N counter. It is typically used to generate a Real Time Clock interrupt. OUT will initially be HIGH. When the initial count has decremented to 1, OUT goes LOW for one CLK pulse, then OUT goes HIGH again. Then the timer reloads the initial count and the process is repeated. In other words, this mode is periodic since the same sequence is repeated itself indefinitely. For an initial

count of N, the sequence repeats every N CLK cycles.

Similar to Mode 0, GATE = HIGH enables counting, where GATE = LOW disables counting. If GATE goes LOW during an output pulse (LOW), OUT is set HIGH immediately. A trigger (rising edge on GATE) will reload the timer with the initial count on the next CLK pulse. Then, OUT will go LOW (for one CLK pulse) N CLK pulses after the new trigger. Thus, GATE can be used to synchronize the timer.






Figure 5-5. Mode 2

After writing a Control Word and initial count, the timer will be loaded on the next CLK pulse. OUT goes LOW (for the CLK pulse) N CLK pulses after the initial count is written. This is another way the timer may be synchronized by software.

Writing a new count while counting does not affect the current counting sequence because the new count will not be loaded until the end of the current counting cycle. If a trigger is received after writing a new count but before the end of the current period,

the timer will be loaded with the new count on the next CLK pulse after the trigger, and counting will continue with the new count.

#### 5.3.4 MODE 3—SQUARE WAVE GENERATOR

Mode 3 is typically used for Baud Rate generation. Functionally, this mode is similar to Mode 2 except for the duty cycle of OUT. In this mode, OUT will be initially HIGH. When half of the initial count has expired, OUT goes low for the remainder of the count.



The counting sequence will be repeated, thus this mode is also periodic. Note that an initial count of N results in a square wave with a period of N CLK pulses.

The GATE input can be used to synchronize the timer. GATE = HIGH enables counting; GATE = LOW disables counting. If GATE goes LOW while OUT is LOW, OUT is set HIGH immediately (i.e., no CLK pulse is required). A trigger reloads the timer with the initial count on the next CLK pulse.

After writing a Control Word and initial count, the timer will be loaded on the next CLK pulse. This allows the timer to be synchronized by software.

Writing a new count while counting does not affect the current counting sequence. If a trigger is received after writing a new count but before the end of the current half-cycle of the square wave, the timer will be loaded with the new count on the next CLK pulse and counting will continue from the new count. Otherwise, the new count will be loaded at the end of the current half-cycle.

There is a slight difference in operation depending on whether the initial count is EVEN or ODD. The following description is to show exactly how this mode is implemented.

## **EVEN COUNTS:**

OUT is initially HIGH. The initial count is loaded on one CLK pulse and is decremented by two on succeeding CLK pulses. When the count expires (decremented to 2), OUT changes to LOW and the timer is reloaded with the initial count. The above process is repeated indefinitely.

#### ODD COUNTS:

OUT is initially HIGH. The initial count minus one (which is an even number) is loaded on one CLK




Figure 5-6. Mode 3



pulse and is decremented by two on succeeding CLK pulses. One CLK pulse after the count expires (decremented to 2), OUT goes LOW and the timer is loaded with the initial count minus one again. Succeeding CLK pulses decrement the count by two. When the count expires, OUT goes HIGH immediately and the timer is reloaded with the initial count minus one. The above process is repeated indefinitely. So for ODD counts, OUT will be HIGH for (N  $\pm$  1)/2 counts and LOW for (N  $\pm$  1)/2 counts.

# 5.3.5 MODE 4—INITIAL COUNT TRIGGERED STROBE

This mode allows a strobe pulse to be generated by writing an initial count to the timer. Initially, OUT will

be HIGH. When a new initial count is written into the timer, the counting sequence will begin. When the initial count expires (decremented to 1), OUT will go LOW for one CLK pulse and then go HIGH again.

Again, GATE = HIGH enables counting while GATE = LOW disables counting. GATE has no effect on OUT.

After writing the Control Word and initial count, the timer will be loaded on the next CLK pulse. This CLK pulse does not decrement the count, so for an initial count of N, OUT does not strobe LOW until N  $\,+\,$  1 CLK pulses after initial count is written.

If a new count is written during counting, it will be loaded in the next CLK pulse and counting will continue from the new count.




Figure 5-7. Mode 4

if a two-byte count is written, the following will occur:

- 1. Writing the first byte has no effect on counting.
- 2. Writing the second byte allows the new count to be loaded on the next CLK pulse.

OUT will strobe LOW N  $\pm$  1 CLK pulses after the new count of N is written. Therefore, when the strobe pulse will occur after a trigger depends on the value of the initial count loaded.

# 5.3.6 MODE 5—GATE RETRIGGERABLE STROBE

Mode 5 is very similar to Mode 4 except the count sequence is triggered by the GATE signal instead of

by writing an initial count. Initially, OUT will be HIGH. Counting is triggered by a rising edge of GATE. When the initial count has expired (decremented to 1), OUT will go LOW for one CLK pulse and then go HIGH again.

After loading the Control Word and initial count, the Count Element will not be loaded until the CLK pulse after a trigger. This CLK pulse does not decrement the count. Therefore, for an initial count of N, OUT does not strobe LOW until N + 1 CLK pulses after a trigger.




Figure 5-8. Mode 5



#### SUMMARY OF GATE OPERATIONS

Mode	GATE LOW or Going LOW	GATE Rising	GATE HIGH
0	Disable Count	No Effect	Enable Count
of the	No Effect	1. Initiate Count	No Effect
	met specified in the Cor cart byte only, most sign	2. Reset Output After Next Clock	mid injury unit go mid injury ent w
2	1. Disable Count	Initiate Count	Enable Count
	2. Sets Output HIGH Immediately		egnificant byte (
3	1. Disable Count	Initiate Count	Enable Count
	2. Sets Output HIGH Immediately		A brow loane
4	Disable Count	No Effect	Enable Count
5	No Effect	Initiate Count	No Effect

The counting sequence is retriggerable. Every trigger will result in the timer being loaded with the initial count on the next CLK pulse.

If the new count is written during counting, the current counting sequence will not be affected. If a trigger occurs after the new count is written but before the current count expires, the timer will be loaded with the new count on the next CLK pulse and a new count sequence will start from there.

### 5.3.7 OPERATION COMMON TO ALL MODES

#### 5.3.7.1 GATE

The GATE input is always sampled on the rising edge of CLKIN. In Modes 0, 2, 3 and 4, the GATE input is level sensitive. The logic level is sampled on the rising edge of CLKIN. In Modes 1, 2, 3 and 5, the GATE input is rising edge sensitive. In these modes, a rising edge of GATE (trigger) sets an edge sensitive flip-flop in the timer. The flip-flop is reset immediately after it is sampled. This way, a trigger will be detected no matter when it occurs; i.e., a HIGH logic level does not have to be maintained until the next rising edge of CLKIN. Note that in Modes 2 and 3, the GATE input is both edge and level sensitive.

#### 5.3.7.2 Counter

New counts are loaded and counters are decremented on the falling edge of CLKIN. The largest possible initial count is 0. This is equivalent to 2\*\*16 for binary counting and 10\*\*4 for BCD counting.

Note that the counter does not stop when it reaches zero. In Modes 0, 1, 4, and 5, the counter 'wraps

around' to the highest count: either FFFF Hex for binary counting or 9999 for BCD counting, and continues counting. Modes 2 and 3 are periodic. The counter reloads itself with the initial count and continues counting from there.

The minimum and maximum initial count in each counter depends on the mode of operation. They are summarized below.

Mode	Min	Max	
0	stvo1msoitin	se reol 0 vino	
1 and the bar	nis tedm ned	0	
2	2	0	
3	2	0 0	
4 mo 5 mo 4	remacht 150 a min	0	
netel to 5	liw do <b>1</b> tw boar	0	

# 5.4 Register Set Overview

The Programmable Interval Timer module of the 82380 contains a set of six registers. The port address map of these registers is shown in Table 5-2.

Table 5-2. Timer Register Port Address Map

Port Address	Description
40H 41H 42H 43H	Counter 0 Register (read/write) Counter 1 Register (read/write) Counter 2 Register (read/write) Control Word Register I (Counter 0, 1 & 2) (write-only)
44H 45H 46H 47H	Counter 3 Register (read/write) Reserved Reserved Control Word Register II (Counter 3) (write-only)



## 5.4.1 COUNTER 0, 1, 2, 3 REGISTERS

These four 8-bit registers are functionally identical. They are used to write the initial count value into the respective timer. Also, they can be used to read the latched count value of a timer. Since they are 8-bit registers, reading and writing of the 16-bit initial count must follow the count format specified in the Control Word Registers; i.e., least significant byte only, most significant byte only, or least significant byte then most significant byte (see Programming).

#### 5.4.2 CONTROL WORD REGISTER I & II

There are two Control Word Registers associated with the Timer section. One of the two registers (Control Word Register I) is used to control the operations of Counters 0, 1, and 2 and the other (Control Word Register II) is for Counter 3. The major functions of both Control Word Registers are listed below:

- Select the timer to be programmed.
- Define which mode the selected timer is to operate in.
- Define the count sequence; i.e., if the selected timer is to count as a Binary Counter or a Binary Coded Decimal (BCD) Counter.
- Select the byte access sequence during timer read/write operations; i.e., least significant byte only, most significant byte only, or least significant byte first, then most significant byte.

Also, the Control Word Registers can be programmed to perform a Counter Latch Command or a Read Back Command which will be described later.

# 5.5 Programming

## 5.5.1 INITIALIZATION

Upon power-up or reset, the state of all timers is undefined. The mode, count value, and output of all timers are random. From this point on, how each timer operates is determined solely by how it is programmed. Each timer must be programmed before it can be used. Since the outputs of some timers can generate interrupt signals to the 82380, all timers should be initialized to a known state.

Timers are programmed by writing a Control Word into their respective Control Word Registers. Then, an Initial Count can be written into the correspond-

ing Count Register. In general, the programming procedure is very flexible. Only two conventions need to be remembered:

- For each timer, the Control Word must be written before the initial count is written.
- The 16-bit initial count must follow the count format specified in the Control Word (least significant byte only, most significant byte only, or least significant byte first, followed by most significant byte).

Since the two Control Word Registers and the four Counter Registers have separate addresses, and each timer can be individually selected by the appropriate Control Word Register, no special instruction sequence is required. Any programming sequence that follows the conventions above is acceptable.

A new initial count may be written to a timer at any time without affecting the timer's programmed mode in any way. Count sequence will be affected as described in the Modes of Operation section. Note that the new count must follow the programmed count format

If a timer is previously programmed to read/write two-byte counts, the following precaution applies. A program must not transfer control between writing the first and second byte to another routine which also writes into the same timer. Otherwise, the read/write will result in incorrect count.

Whenever a Control Word is written to a timer, all control logic for that timer(s) is immediately reset (i.e., no CLK pulse is required). Also, the corresponding output pin, TOUT(#), goes to a known initial state.

## 5.5.2 READ OPERATION

Three methods are available to read the current count as well as the status of each timer. They are: Read Counter Registers, Counter Latch Command and Read Back Command. Following is a description of these methods.

### READ COUNTER REGISTERS

The current count of a timer can be read by performing a read operation on the corresponding Counter Register. The only restriction of this read operation is that the CLKIN of the timers must be inhibited by



using external logic. Otherwise, the count may be in the process of changing when it is read, giving an undefined result. Note that since all four timers are sharing the same CLKIN signal, inhibiting CLKIN to read a timer will unavoidably disable the other timers also. This may prove to be impractical. Therefore, it is suggested that either the Counter Latch Command or the Read Back Command be used to read the current count of a timer.

Another alternative is to temporarily disable a timer before reading its Counter Register by using the GATE input. Depending on the mode of operation, GATE = LOW will disable the counting operation. However, this option is available on Timer 2 and 3 only, since the GATE signals of the other two timers are internally enabled all the time.

### COUNTER LATCH COMMAND

A Counter Latch Command will be executed whenever a special Control Word is written into a Control Word Register. Two bits written into the Control Word Register distinguish this command from a 'regular' Control Word (see Register Bit Definition). Also, two other bits in the Control Word will select which counter is to be latched.

Upon execution of this command, the selected counter's Output Latch (OL) latches the count at the time the Counter Latch Command is received. This count is held in the latch until it is read by the 80386, or until the timer is reprogrammed. The count is then unlatched automatically and the OL returns to 'following' the Counting Element (CE). This allows reading the contents of the counters 'on the fly' without affecting counting in progress. Multiple Counter Latch Commands may be used to latch more than one counter. Each latched count is held until it is read. Counter Latch Commands do not affect the programmed mode of the timer in any way.

If a counter is latched, and at some time later, it is latched again before the prior latched count is read, the second Counter Latch Command is ignored. The count read will then be the count at the time the first command was issued.

In any event, the latched count must be read according to the programmed format. Specifically, if the timer is programmed for two-byte counts, two bytes must be read. However, the two bytes do not have to be read right after the other. Read/write or programming operations of other timers may be performed between them.

Another feature of this Counter Latch Command is that read and write operations of the same timer may be interleaved. For example, if the timer is programmed for two-byte counts, the following sequence is valid.

- 1. Read least significant byte.
- 2. Write new least significant byte.
- 3. Read most significant byte.
- 4. Write new most significant byte.

If a timer is programmed to read/write two-byte counts, the following precaution applies. A program must not transfer control between reading the first and second byte to another routine which also reads from that same timer. Otherwise, an incorrect count will be read.

#### READ BACK COMMAND

The Read Back Command is another special Command Word operation which allows the user to read the current count value and/or the status of the selected timer(s). Like the Counter Latch Command, two bits in the Command Word identify this as a Read Back Command (see Register Bit Definition).

The Read Back Command may be used to latch multiple counter Output Latches (OL's) by selecting more than one timer within a Command Word. This single command is functionally equivalent to several Counter Latch Commands, one for each counter to be latched. Each counter's latched count will be held until it is read by the 80386 or until the timer is reprogrammed. The counter is automatically unlatched when read, but other counters remain latched until they are read. If multiple Read Back commands are issued to the same timer without reading the count, all but the first are ignored; i.e., the count read will correspond to the very first Read Back Command issued.

As mentioned previously, the Read Back Command may also be used to latch status information of the selected timer(s). When this function is enabled, the status of a timer can be read from the Counter Register after the Read Back Command is issued. The status information of a timer includes the following:

- 1. Mode of timer:
  - This allows the user to check the mode of operation of the timer last programmed.
- 2. State of TOUT pin of the timer:

This allows the user to monitor the counter's output pin via software, possibly eliminating some hardware from a system.

The Null Count Bit in the status byte indicates if the last count written to the Count Register (CR) has been loaded into the Counting Element (CE). The exact time this happens depends on the mode of the timer and is described in the Programming section. Until the count is loaded into the Counting Element (CE), it cannot be read from the timer. If the count is latched or read before this occurs, the count value will not reflect the new count just written.

If multiple status latch operations of the timer(s) are performed without reading the status, all but the first command are ignored; i.e., the status read in will correspond to the first Read Back Command issued.


Both the current count and status of the selected timer(s) may be latched simultaneously by enabling both functions in a single Read Back Command. This is functionally the same as issuing two separate Read Back Commands at once. Once again, if multiple read commands are issued to latch both the count and status of a timer, all but the first command will be ignored.

first read operation of that timer will return the latched status, regardless of which was latched first. The next one or two (if two count bytes are to be read) read operations return the latched count. Note that subsequent read operations on the Counter Register will return the unlatched count (like the first read method discussed).

# 5.6 Register Bit Definitions

COUNTER 0, 1, 2, 3 REGISTER (READ/WRITE)


Port Address	Description
40H	Counter 0 Register (read/write)
41H	Counter 1 Register (read/write)
42H	Counter 2 Register (read/write)
44H	Counter 3 Register (read/write)
45H	Reserved
46H	Reserved




## CONTROL WORD REGISTER I & II (WRITE-ONLY)


Port Address	Description
43H	Control Word Register I
	(Counter 0, 1, 2) (write-only)
47H	Control Word Register II
	(Counter 3) (write-only)

#### CONTROL WORD REGISTER I





## COUNTER LATCH COMMAND FORMAT (Write to Control Word Register)



Mode	Timer			Gate Trigger		
	0	1	2	3	Edge	Level
0	al Had	eneg.	10.5	DE S	200	X
1	NA	NA	0	0	X	ast one
2					X	X
3					X	X
4						X
5	NA	NA	0	0	X	


NA = Not Applicable

① = Must use Port 61 to generate / edge.


Interrupt on Terminal Count Gate Retriggerable One Shot Rate Generator Square Wave Generator Initial Count Triggered Strobe Gate Retriggerable Strobe



READ BACK COMMAND FORMAT (Write to Control Word Register)



STATUS FORMAT (Returned from Read Back Command)



## **6.0 WAIT STATE GENERATOR**

## 6.1 Functional Description

The 82380 contains a programmable Wait State Generator which can generate a pre-programmed number of wait states during both CPU and DMA initiated bus cycles. This Wait State Generator is capable of generating 1 to 16 wait states in non-pipe-

lined mode, and 0 to 15 wait states in pipelined mode. Depending on the bus cycle type and the two Wait State Control inputs (WSC 0-1), a pre-programmed number of wait states in the selected Wait State Register will be generated.

The Wait State Generator can also be disabled to allow the use of devices capable of generating their own READY# signals. Figure 6-1 is a block diagram of the Wait State Generator.



# 6.2 Interface Signals

The following describes the interface signals which affect the operation of the Wait State Generator. The READY#, WSC0 and WSC1 signals are inputs. READYO# is the ready output signal to the host processor.

### 6.2.1 READY#

READY# is an active LOW input signal which indicates to the 82380 the completion of a bus cycle. In the Master mode (e.g., 82380 initiated DMA transfer), this signal is monitored to determine whether a peripheral or memory needs wait states inserted in the current bus cycle. In the Slave mode, it is used (together with the ADS# signal) to trace CPU bus cycles to determine if the current cycle is pipelined.

## 6.2.2 READYO#


READYO# (Ready Out#) is an active LOW output signal and is the output of the Wait State Generator. The number of wait states generated depends on the WSC(0-1) inputs. Note that special cases are

handled for access to the 82380 internal registers and for the Refresh cycles. For 82380 internal register access, READYO# will be delayed to take into account the command recovery time of the register. One or more wait states will be generated in a pipelined cycle. During refresh, the number of wait states will be determined by the preprogrammed value in the Refresh Wait State Register.

In the simplest configuration, READYO# can be connected to the READY# input of the 82380 and the 80386 CPU. This is, however, not always the case. If external circuitry is to control the READY# inputs as well, additional logic will be required (see Application Issues).

### 6.2.3 WSC(0-1)

These two Wait State Control inputs select one of the three pre-programmed 8-bit Wait State Registers which determines the number of wait states to be generated. The most significant half of the three Wait State Registers corresponds to memory accesses, the least significant half to I/O accesses. The combination WSC(0-1) = 11 disables the Wait State Generator.



ed liw eater flaw to reduce Figure 6-1. Wait State Generator Block Diagram




Figure 6-2. Wait States in Non-Pipelined Cycles

## 6.3 Bus Function

#### 6.3.1 WAIT STATES IN NON-PIPELINED CYCLE

The timing diagram of two typical non-pipelined cycles with 82380 generated wait states is shown in Figure 6-2. In this diagram, it is assumed that the internal registers of the 82380 are not addressed. During the first T2 state of each bus cycle, the Wait State Control and the M/IO# inputs are sampled to determine which Wait State Register (if any) is selected. If the WSC inputs are active (i.e., not both are driven HIGH), the pre-programmed number of wait states corresponding to the selected Wait State Register will be requested. This is done by driving the READYO# output HIGH during the end of each T2 state.

The WSC(0-1) inputs need only be valid during the very first T2 state of each non-pipelined cycle. As a general rule, the WSC inputs are sampled on the

rising edge of the next clock (82384 CLK) after the last state when ADS# (Address Status) is asserted.

The number of wait states generated depends on the type of bus cycle, and the number of wait states requested. The various combinations are discussed below.

- Access the 82380 internal registers: 2 to 5 wait states, depending upon the specific register addressed. Some back-to-back sequences to the Interrupt Controller will require 7 wait states.
- 2. Interrupt Acknowledge to the 82380: 5 wait states.
- Refresh: As programmed in the Refresh Wait State Register (see Register Set Overview). Note that if WSC(0-1) = 11, READYO# will stay inactive.
- 4. Other bus cycles: Depending on WSC(0-1) and M/IO# inputs, these inputs select a Wait State Register in which the number of wait states will be equal to the pre-programmed wait state count in the register plus 1. The Wait State Register selection is defined as follows (Table 6-1).



Table 6-1. Wait State Register Selection

M/IO#	WSC(1-0)	Register Selected
0	00	WAIT REG 0 (I/O half)
0	01	WAIT REG 1 (I/O half)
0	10	WAIT REG 2 (I/O half)
1	00	WAIT REG 0 (MEM half)
ari 1 mars	01	WAIT REG 1 (MEM half)
at III shoo	10	WAIT REG 2 (MEM half)
X	1881 11 el 5	Wait State Gen. Disabled

The Wait State Control signals, WSC(0-1), can be generated with the address decode and the Read/Write control signals as shown in Figure 6-3.




Figure 6-3. WSC(0-1) Generation

Note that during HALT and SHUTDOWN, the number of wait states will depend on the WSC(0-1) inputs, which will select the memory half of one of the Wait State Registers (see CPU Reset and Shutdown Detect).

#### 6.3.2 WAIT STATES IN PIPELINED CYCLE

The timing diagram of two typical pipelined cycles with 82380 generated wait states is shown in Figure 6-4. Again, in this diagram, it is assumed that the 82380 internal registers are not addressed. As defined in the timing of the 80386 processor, the Adress (A 2-31), Byte Enable (BE 0-3), and other control signals (M/IO#, ADS#) are asserted one T state earlier than in a non-pipelined cycle; i.e., they are asserted at T2P. Similar to the non-pipelined case, the Wait State Control (WSC) inputs are sampled in the middle of the state after the last state when the ADS# signal is asserted. Therefore, the WSC inputs should be asserted during the T1P state of each pipelined cycle (which is one T state earlier than in the non-pipelined cycle).




Figure 6-4. Wait State in Pipelined Cycles



The number of wait states generated in a pipelined cycle is selected in a similar manner as in the non-pipelined case discussed in the previous section. The only difference here is that the actual number of wait states generated will be one less than that of the non-pipelined cycle. This is done automatically by the Wait State Generator.

# 6.3.3 EXTENDING AND EARLY TERMINATING BUS CYCLE

The 82380 allows external logic to either add wait states or cause early termination of a bus cycle by controlling the READY# input to the 82380 and the host processor. A possible configuration is shown in Figure 6-5.

The EXT. RDY# (External Ready) signal of Figure 6-5 allows external devices to cause early termination of a bus cycle. When this signal is asserted LOW, the output of the circuit will also go LOW (even though the READYO# of the 82380 may still

be HIGH). This output is fed to the READY# input of the 80386 and the 82380 to indicate the completion of the current bus cycle.

Similarly, the EXT. NOT READY (External Not Ready) signal is used to delay the READY# input of the processor and the 82380. As long as this signal is driven HIGH, the output of the circuit will drive the READY# input HIGH. This will effectively extend the duration of a bus cycle. However, it is important to note that if the two-level logic is not fast enough to satisfy the READY# setup time, the OR gate should be eliminated. Instead, the 82380 Wait State Generator can be disabled by driving both WSC(0-1) HIGH. In this case, the addressed memory or I/O device should activate the external READY# input whenever it is ready to terminate the current bus cycle.

Figure 6-6 and 6-7 show the timing relationships of the ready signals for the early termination and extension of the bus cycles. Section 6.7, Application Issues, contains a detailed timing analysis of the external circuit.




Figure 6-5. External 'READY' Control Logic




Figure 6-6. Early Termination of Bus Cycle By 'READY#'






Figure 6-7. Extending Bus Cycle by 'READY#'

Due to the following implications, it should be noted that early termination of bus cycles in which 82380 internal registers are accessed is not recommended.

- Erroneous data may be read from or written into the addressed register.
- The 82380 must be allowed to recover either before HLDA (Hold Acknowledge) is asserted or before another bus cycle into an 82380 internal register is initiated.

The recovery time, in bus periods, equals the remaining wait states that were avoided plus 4.

## 6.4 Register Set Overview

Altogether, there are four 8-bit internal registers associated with the Wait State Generator. The port address map of these registers is shown below in Table 6-2. A detailed description of each follows.

Table 6-2. Register Address Map

Port Address	Description
72H	Wait State Reg 0 (read/write)
73H	Wait State Reg 1 (read/write)
74H	Wait State Reg 2 (read/write)
75H	Ref. Wait State Reg (read/write)

## WAIT STATE REGISTER 0, 1, 2

These three 8-bit read/write registers are functionally identical. They are used to store the pre-programmed wait state count. One half of each register contains the wait state count for I/O accesses while the other half contains the count for memory accesses. The total number of wait states generated will depend on the type of bus cycle. For a non-pipelined cycle, the actual number of wait states requested is equal to the wait state count plus 1. For a pipelined cycle, the number of wait states will be equal to the wait state count in the selected register. Therefore, the Wait State Generator is capable of generating 1 to 16 wait states in non-pipelined mode, and 0 to 15 wait states in pipelined mode.

Note that the minimum wait state count in each register is 0. This is equivalent to 0 wait states for a pipelined cycle and 1 wait state for a non-pipelined cycle.

## REFRESH WAIT STATE REGISTER

Similar to the Wait State Registers discussed above, this 4-bit register is used to store the number of wait states to be generated during the DRAM refresh cycle. Note that the Refresh Wait State Register is not selected by the WSC inputs. It will automatically be

tresh cycle (WSC(0-1) = 11), READYO# will stay inactive and the Refresh Wait State Register is ignored.


# 6.5 Programming

Using the Wait State Generator is relatively straightforward. No special programming sequence is required. In order to ensure the expected number of wait states will be generated when a register is selected, the registers to be used must be programmed after power-up by writing the appropriate wait state count into each register. Note that upon hardware reset, all Wait State Registers are initialized with the value FFH, giving the maximum number of wait states possible. Also, each register can be read to check the wait state count previously stored in the register.

# 6.6 Register Bit Definition


WAIT STATE REGISTER 0, 1, 2

Port Address	Description Description
72H	Wait State Register 0 (read/write)
73H	Wait State Register 1 (read/write)
74H	Wait State Register 2 (read/write)



### REFRESH WAIT STATE REGISTER

Port Address: 75H (Read/Write)



# 6.7 Application Issues

## 6.7.1 EXTERNAL 'READY' CONTROL LOGIC

As mentioned in section 6.3.3, wait state cycles generated by the 82380 can be terminated early or extended longer by means of additional external logic (see Figure 6-5). In order to ensure that the READY# input timing requirement of the 80386 and the 82380 is satisfied, special care must be taken when designing this external control logic. This section addresses the design requirements.

A simplified block diagram of the external logic along with the READY# tilming diagram is shown in Figure 6-8. The purpose is to determine the maximum delay time allowed in the external control logic in order to satisfy the READY# setup time.

First, it will be assumed that the 80386 is running at 16 MHz (i.e., CLK2 and 32 MHz). Therefore, one bus state (two CLK2 periods) will be equivalent to 62.5 nsec. According to the AC specifications of the

82380, the maximum delay time for valid READYO# signal is 31 ns after the rising edge of CLK2 in the beginning of T2 (for non-pipelined cycle) or T2P (for pipelined cycle). Also, the minimum READY# setup time of the 80386 and the 82380 should be 20 ns before the rising edge of CLK2 at the beginning of the next bus state. This limits the total delay time for the external READY# control logic to be 11 ns (62.5-31-21) in order to meet the READY# setup timing requirement.




Figure 6-8. 'READY' Timing Consideration



## 7.0 DRAM REFRESH CONTROLLER

# 7.1 Functional Description

The 82380 DRAM Refresh Controller consists of a 24-bit Refresh Address Counter and Refresh Request logic for DRAM refresh operations (see Figure 7-1). TIMER 1 can be used as a trigger signal to the DRAM Refresh Request logic. The Refresh Bus Size can be programmed to be 8-, 16-, or 32-bit wide. Depending on the Refresh Bus Size, the Refresh Address Counter will be incremented with the appropriate value after every refresh cycle. The internal logic of the 82380 will give the Refresh operation the highest priority in the bus control arbitration process. Bus control is not released and re-requested if the 82380 is already a bus master.

# 7.2 Interface Signals

#### 7.2.1 TOUT1/REF#

The dual function output pin of TIMER 1 (TOUT1/REF#) can be programmed to generate DRAM Refresh signal. If this feature is enabled, the rising edge of TIMER 1 output (TOUT1) will trigger the DRAM Refresh Request logic. After some delay for gaining access of the bus, the 82380 DRAM Controller will generate a DRAM Refresh signal by driving REF# output LOW. This signal is cleared after the refresh cycle has taken place, or by a hardware reset.

If the DRAM Refresh feature is disabled, the TOUT1/REF# output pin is simply the TIMER 1 output. Detailed information of how TIMER 1 operates is discussed in section 6—Programmable Interval Timer, and will not be repeated here.




Figure 7-1. DRAM Refresh Controller



## 7.3 Bus Function

#### 7.3.1 ARBITRATION

In order to ensure data integrity of the DRAMs, the 82380 gives the DRAM Refresh signal the highest priority in the arbitration logic. It allows DRAM Refresh to interrupt a DMA in progress in order to perform the DRAM Refresh cycle. The DMA service will be resumed after the refresh is done.

In case of a DRAM Refresh during a DMA process, the cascaded device will be requested to get off the bus. This is done by deasserting the EDACK signal. Once DREQn goes inactive, the 82380 will perform the refresh operation. Note that the DMA controller does not completely relinquish the system bus during refresh. The Refresh Generator simply 'steals' a bus cycle between DMA accesses.

Figure 7-2 shows the timing diagram of a Refresh Cycle. Upon expiration of TIMER 1, the 82380 will try to take control of the system bus by asserting HOLD. As soon as the 82380 see HLDA go active, the DRAM Refresh Cycle will be carried out by activating the REF# signal as well as the refresh address and control signals on the system bus (Note

that REF# will not be active until two CLK periods after HLDA is asserted). The address bus will contain the 24-bit address currently in the Refresh Address Counter. The control signals are driven the same way as in a Memory Read cycle. This 'read' operation is complete when the READY# signal is driven LOW. Then, the 82380 will relinquish the bus by de-asserting HOLD. Typically, a Refresh Cycle without wait states will take five bus states to execute. If 'n' wait states are added, the Refresh Cycle will last for five plus 'n' bus states.

How often the Refresh Generation will initiate a refresh cycle depends on the frequency of CLKIN as well as .TIMER1's programmed mode of operation. For this specific application, TIMER1 should be programmed to operate in Mode 2 or 3 to generate a constant clock rate. See section 6—Programmable Interval Timer for more information on programming the timer. One DRAM Refresh Cycle will be generated each time TIMER 1 expires (when TOUT1 changes to LOW to HIGH).

The Wait State Generator can be used to insert wait states during a refresh cycle. The 82380 will automatically insert the desired number of wait states as programmed in the Refresh Wait State Register (see Wait State Generator).




Figure 7-2. 82380 Refresh Cycle



# 7.4 Modes of Operation

# 7.4.1 WORD SIZE AND REFRESH ADDRESS COUNTER

The 82380 supports 8-, 16- and 32-bit refresh cycle. The bus width during a refresh cycle is programmable (see Programming). The bus size can be programmed via the Refresh Control Register (see Register Overview). If the DRAM bus size is 8-, 16-, or 32-bits, the Refresh Address Counter will be incremented by 1, 2, or 4, respectively.

The Refresh Address Counter is cleared by a hardware reset.

# 7.5 Register Set Overview

The Refresh Generator has two internal registers to control its operation. They are the Refresh Control Register and the Refresh Wait State Register. Their port address map is shown in Table 7-1 below.

Port Address	Description
1CH	Refresh Control Reg. (read/write)
75H	Ref. Wait State Reg. (read/write)

Table 7-1. Register Address Map

The Refresh Wait State Register is not part of the Refresh Generator. It is only used to program the number of wait states to be inserted during a refresh cycle. This register is discussed in detail in section 7 (Wait State Generator) and will not be repeated here.

## REFRESH CONTROL REGISTER

This 2-bit register serves two functions. First, it is used to enable/disable the DRAM Refresh function output. If disabled, the output of TIMER 1 is simply used as a general purpose timer. The second function of this register is to program the DRAM bus size for the refresh operation. The programmed bus size also determines how the Refresh Address Counter will be incremented after each refresh operation.

# 7.6 Programming


Upon hardware reset, the DRAM Refresh function is disabled (the Refresh Control Register is cleared). The following programming steps are needed before the Refresh Generator can be used. Since the rate of refresh cycles depends on how TIMER 1 is programmed, this timer must be initialized with the desired mode of operation as well as the correct refresh interval (see Programming Interval Timer).

Whether or not wait states are to be generated during a refresh cycle, the Refresh Wait State Register must also be programmed with the appropriate value. Then, the DRAM Refresh feature must be enabled and the DRAM bus width should be defined. These can be done in one step by writing the appropriate control word into the Refresh Control Register (see Register Bit Definition). After these steps are done, the refresh operation will automatically be invoked by the Refresh Generator upon expiration of Timer 1.

In addition to the above programming steps, it should be noted that after reset, although the TOUT1/REF# becomes the Timer 1 output, the state of this pin is undefined. This is because the Timer module has not been initialized yet. Therefore, if this output is used as a DRAM Refresh signal, this pin should be disqualified by external logic until the Refresh function is enabled. One simple solution is to logically AND this output with HLDA, since HLDA should not be active after reset.

# 7.7 Register Bit Definition

REFRESH CONTROL REGISTER
Port Address: 1CH (Read/Write)



# 8.0 RELOCATION REGISTER AND ADDRESS DECODE

# 8.1 Relocation Register

All the integrated peripheral devices in the 82380 are controlled by a set of internal registers. These registers span a total of 256 consecutive address locations (although not all the 256 locations are used). The 82380 provides a Relocation Register which allows the user to map this set of internal registers into either the memory or I/O address space. The function of the Relocation Register is to define the base address of the internal register set of the 82380 as well as if the registers are to be memory-or I/O-mapped. The format of the Relocation Register is depicted in Figure 8-1.






Figure 8-1. Relocation Register

Note that the Relocation Register is part of the internal register set of the 82380. It has a port address of 7FH. Therefore, any time the content of the Relocation Register is changed, the physical location of this register will also be moved. Upon reset of the 82380, the content of the Relocation Register will be cleared. This implies that the 82380 will respond to its I/O addresses in the range of 0000H to 00FFH.

#### 8.1.1 I/O-MAPPED 82380

As shown in the figure, Bit 0 of the Relocation Register determines whether the 82380 registers are to be memory-mapped or I/O-mapped. When Bit 0 is set to '0', the 82380 will respond to I/O Addresses. Address signals BE0#-BE3#, A2-A7 will be used to select one of the internal registers to be accessed. Bit 1 to Bit 7 of the Relocation Register will correspond to A9 to A15 of the Address bus, respectively. Together with A8 implied to be '0', A15 to A8 will be fully decoded by the 82380. The following shows how the 82380 is mapped into the I/O address space.

#### Example

Relocation Register = 11001110 (0CEH)

82380 will respond to I/O address range from 0CE00H to 0CEFFH.

Therefore, this I/O mapping mechanism allows the 82380 internal registers to be located on any even, contiguous, 256 byte boundary of the system I/O space.

Port Address: 7FH (Read/Write)

### 8.1.2 MEMORY-MAPPED 82380

When Bit 0 of the Relocation Register is set to '1', the 82380 will respond to memory addresses. Again, Address signals BE0#-BE3#, A2-A7 will be used to select one of the internal registers to be accessed. Bit 1 to Bit 7 of the Relocation Register will correspond to A25-A31, respectively. A24 is assumed to be '0', and A8-A23 are ignored. Consider the following example.

## Example

Relocation Register = 10100111 (0A7H)

The 82380 will respond to memory addresses in the range of 0A6XXXX00H to 0A6XXXXFFH (where 'X' is don't care).

This scheme implies that the internal register can be located in any even, contiguous, 2\*\*24 byte page of the memory space.

# 8.2 Address Decoding

As mentioned previously, the 82380 internal registers do not occupy the entire contiguous 256 address locations. Some of the locations are 'unoccupied'. The 82380 always decodes the lower 8 address bits (A0-A7) to determine if any one of its registers is being accessed. If the address does not correspond to any of its registers, the 82380 will not crespond. This allows external devices to be located within the 'holes' in the 82380 address space. Note that there are several unused addresses reserved for future Intel peripheral devices.

# 9.0 CPU RESET AND SHUTDOWN DETECT

The 82380 will activate the CPURST signal to reset the host processor when one of the following conditions occurs:

- 82380 RESET is active;
- 82380 detects a 80386 Shutdown cycle (this feature can be disabled);
- CPURST software command is issued to 80386.

Whenever the CPURST signal is activated, the 82380 will reset its own internal Slave-Bus state machine.

## 9.1 Hardware Reset

Following a hardware reset, the 82380 will assert its CPURST output to reset the host processor. This output will stay active for as long as the RESET input is active. During a hardware reset, the 82380 internal registers will be initialized as defined in the corresponding functional descriptions.

### 9.2 Software Reset

CPURST can be generated by writing the following bit pattern into 82380 register location 64H.

D7	T mark						DO
1	1	1	1	X	X	X	0

arch win automatically determine the required number of wait states. The CPURST will be active following the completion of the Write cycle to this port. This signal will last for 80 CLK2 periods. The 82380 should not be accessed until the CPURST is deactivated.

This internal port is Write-Only and the 82380 will not respond to a Read operation to this location. Also, during a CPU software reset command, the 82380 will reset its Slave-Bus state machine. However, its internal registers remain unchanged. This allows the operating system to distinguish a 'warm' reset by reading any 82380 internal register previously programmed for a non-default value. The Diagnostic registers can be used or this purpose (see Internal Control and Diagnostic Ports).

### 9.3 Shutdown Detect

The 82380 is constantly monitoring the Bus Cycle Definition signals (M/IO#, D/C#, R/W#) and is able to detect when the 80386 executes a Shutdown bus cycle. Upon detection of a processor shutdown, the 82380 will activate the CPURST output for 62 CLK2 periods to reset the host processor. This signal is generated after the Shutdown cycle is terminated by the READY# signal.

Although the 82380 Wait State Generator will not automatically respond to a Shutdown (or Halt) cycle, the Wait State Control inputs (WSC0, WSC1) can be used to determine the number of wait states in the same manner as other non-82380 bus cycle.

This Shutdown Detect feature can be enabled or disabled by writing a control bit in the Internal Control Port at address 61H (see Internal Control and Diag-

Reset, the 82380 will reset its Slave-Bus state machine but will not change any of its internal register contents.

# 10.0 INTERNAL CONTROL AND DIAGNOSTIC PORTS

## 10.1 Internal Control Port

The format of the Internal Control Port of the 82380 is shown in Figure 10.1. This Control Port is used to enable/disable the Processor Shutdown Detect mechanism as well as controlling the Gate inputs of the Timer 2 and 3. Note that this is a Write-Only port. Therefore, the 82380 will not respond to a read operation to this port. Upon hardware reset, this port will be cleared; i.e., the Shutdown Detect feature and the Gate inputs of Timer 2 and 3 are disabled.

# 10.2 Diagnostic Ports

Two 8-bit read/write Diagnostic Ports are provided in the 82380. These are two storage registers and have no effect on the operation of the 82380. They can be used to store checkpoint data or error codes in the power-on sequence and in the diagnostic service routines. As mentioned in CPU RESET AND SHUTDOWN DETECT section, these Diagnostic Ports can be used to distinguish between 'cold' and 'warm' reset. Upon hardware reset, both Diagnostic Ports are cleared. The address map of these Diagnostic Ports is shown in Figure 10-2.

Port	Address		
Diagnostic Port 1 (Read/Write)	80H		
Diagnostic Port 2 (Read/Write)	88H		

Figure 10-2. Address Map of Diagnostic Ports

Port Address: 61H (Write Only)




Figure 10-1. Internal Control Port



# 11.0 INTEL RESERVED I/O PORTS

There are eleven I/O ports in the 82380 address space which are reserved for Intel future peripheral device use only. Their address locations are: 2AH, 3DH, 3EH, 45H, 46H, 76H, 77H, 7DH, 7EH, CCH and CDH. These addresses should not be used in the system since the 82380 may respond to read/write operations to these locations and bus conten-

tion may occur if any peripheral is assigned to the same address location.

# 12.0 MECHANICAL DATA

## 12.1 Introduction

In this section, the physical package and its connections are described in detail.




Figure 12.1. 82380 PGA Pinout—View from TOP side



# 12.2 Pin Assignment

The 82380 pinout as viewed from the top side of the component is shown in Figure 12.1. Its pinout as viewed from the pin side of the component is shown in Figure 12.2.

 $V_{CC}$  and GND connections must be made to multiple  $V_{CC}$  and  $V_{SS}$  (GND) pins. Each  $V_{CC}$  and  $V_{SS}$  MUST be connected to the appropriate voltage level. The circuit board should include  $V_{CC}$  and GND planes for power distribution and all  $V_{CC}$  pins must be connected to the appropriate plane.




Figure 12.2. 82380 PGA Pinout—View from PIN side

H



Table 12-1, 82380 PGA Pinout—Functional Grouping

Pin/Signal		Pin/Signal		Pin/Signal		Pin/Signal	
A7	A31	A8	D31	P12	V <sub>CC</sub>	L14	V <sub>SS</sub>
C7	A30	B9	D30	M14	Vcc	A1	V <sub>SS</sub>
B7	A29	A11	D29	P1	Vcc	P13	V <sub>SS</sub>
A6	A28	C11	D28	P2	Vcc	N1	Vss
B6	A27	D12	D27	P14	Vcc	N2	Vss
C6	A26	E13	D26	D1	Vcc	C1	Vss
A5	A25	F14	D25	C14	Vcc	A3	Vss
B5	A24	J13	D24	B1 .	Vcc	B14	Vss
C5	A23	B8	D23	A2	Vcc	A13	V <sub>SS</sub>
B4	A22	C9	D22	A4	Vcc	N14	Vss
B3	A21	B11	D21	A12	Vcc		
C4	A20	B13	D20	A14	Vcc	P6	IRQ23#
B2	A19	D13	D19	110	9 9 9 9 9 9	N6	IRQ22#
C3	A18	E14	D18	G14	CLK2	M7	IRQ21#
C2	A17	G12	D17	L12	D/C#	N7	IRQ20#
D3	A16	H13	D16	K12	W/R#	P7	IRQ19#
D2	A15	C8	D15	L13	M/IO#	P8	IRQ18#
E3	A14	A10	D14	K2	ADS#	M8	IRQ17#
E2	A13	C10	D13	N4	NA#	N8	IRQ16#
E1	A12	C12	D12	J12	HOLD	P9	IRQ15#
F3	A11	D14	D11	M3	HLDA	N9	IRQ14#
F2	A10	F12	D10	M6	DREQ0	M9	IRQ13#
F1	A9	G13	D9	P5	DREQ1	N10	IRQ12#
G1	A8	K14	D8	N5	DREQ2	P10	IRQ11#
G2	A7	A9	D7	P4	DREQ3	M2	INT
G3	A6	B10	D6	M5	DREQ4/IRQ9#	3.00.00	
H1	A5	B12	D5	P3	DREQ5	N11	CLKIN
H2	A4	C13	D4	M4	DREQ6	K13	TOUT1/REF#
J1	A3	E12	D3	N3	DREQ7	N13	TOUT2#/IRQ3#
НЗ	A2	F13	D2			M13	TOUT3#
J2	BE3#	H14	D1	K3	EOP#	M11	READY#
J3	BE2#	J14	D0	L3	EDACK0	H12	READYO#
K1	BE1#			M1	EDACK1	P11	WSC0
L1	BE0#	N12 M12	RESET	L2	EDACK2	M10	WSC1

#### Mounting

The 82380 package is a 132-pin ceramic Pin Grid Array (PGA). The pins are arranged 0.100 inch (2.54 mm) center-to-center, in a 14 x 14 matrix, three rows around.

choice of terminals such as soldertail, surface mount, or wire wrap. Several applicable sockets are listed in Figure 12-4.





Figure 12.3. 132-Pin Ceramic PGA Package Dimensions








Figure 12-4. Several Socket Options for 132-pin PGA






Figure 12-4. Several Socket Options for 132-pin PGA (Continued)

# 12.4 Package Thermal Specification

The 82380 is specified for operation when case temperature is within the range of 0°C -85°C. The case temperature may be measured in any environment,

to determine whether the 82380 is within the specified operating range.

The PGA case temperature should be measured at the center of the top surface opposite the pins, as in Figure 12.5.




Figure 12.5. Measuring 82380 PGA Case Temperature



is not impliant.	Airflow—f³/min (m³/sec)								
Parameter	0 (0)	50 (0.25)	100 (0.50)	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)		
θ Junction-to-Case (case measured as Fig. 6.4)	2	2	2	2	2	2	2		
θ Case-to-Ambient (no heatsink)	19	18	17	15	12	10	9		
θ Case-to-Ambient (with omnidirectional heatsink)	16	15	14	12	9	7	6		
θ Case-to-Ambient (with unidirectional heatsink)	15	14	13	11	8	6	5		
NOTES:  1. Table 12-6 applies directly into board.  2. $\theta_{JA} = \theta_{JC} + \theta_{CA}$ .		32380 P	GA plu				dered		
3. $\theta_{\text{J-PIN}} = 4^{\circ}\text{C/W}$ (in $\theta_{\text{J-PIN}} = 8^{\circ}\text{C/W}$ (or	ner	pins) (a							

Figure 12-6. 82380 PGA Package Typical Thermal Characteristics

#### 13.0 ELECTRICAL DATA

# 13.1 Power and Grounding

The large number of output buffers (address, data and control) can cause power surges as multiple output buffers drive new signal levels simultaneously. The 22  $\rm V_{CC}$  and  $\rm V_{SS}$  pins of the 82380 each feed separate functional units to minimize switching induced noise effects. All  $\rm V_{CC}$  pins of the 82380 must be connected on the circuit board.

# 13.2 Power Decoupling

Liberal decoupling capacitance should be placed close to the 82380. The 82380 driving its 32-bit parallel address and data buses at high frequencies can cause transient power surges when driving large capacitive loads. Low inductance capacitors and inter-

connects are recommended for the best reliability at high frequencies. Low inductance capacitors are available specifically for Pin Grid Array packages.

#### 13.3 Unused Pin Recommendations

For reliable operation, ALWAYS connect unused inputs to a valid logic level. As is the case with most other CMOS processes, a floating input will increase the current consumption of the component and give an indeterminate state to the component.

# 13.4 ICE-386 Support

The 82380 specifications provide sufficient drive capability to support the ICE386. On the pins that are generally shared between the 80386 and the 82380, the additional loading represented by the ICE386 was allowed for in the design of the 82380.



# 13.5 Maximum Ratings

#### NOTE:

Stress above those listed above may cause permanent damage to the device. This is a stress rating

only and functional operation at these or any other conditions above those listed in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Although the 82380 contains protective circuitry to reset damage from static electric discharges, always take precautions against high static voltages or electric fields.

# 13.6 D.C. Specifications

 $T_{CASE} = 0$ °C to 85°C;  $V_{CC} = 5V \pm 5$ %;  $V_{SS} = 0V$ .

Table 13-1.

		Table 13-1.			
Symbol	Parameter	Min	Max	Unit	Notes
VIL	Input Low Voltage	-0.3	0.8	V	(Note 1)
VIH	Input High Voltage	2.0	V <sub>CC</sub> + 0.3	V	ASTON I
VILC	CLK2 Input Low Voltage	-0.3	0.8		(Note 1)
VIHC	CLK2 Input High Voltage	V <sub>CC</sub> - 0.8	V <sub>CC</sub> + 0.3	V	ON TOUR ALVES
V <sub>OL</sub>	Output Low Voltage IOL = 4 mA: A2-A31, D0-D31 IOL = 5 mA: All Others	Package Type	0.45 0.45	V V	AVOR - NATE
Voн	Output High Voltage $I_{OH} = -1$ mA: A2-A31, D0-D31 $I_{OH} = -0.9$ mA: All Others	2.4 2.4	A3 pollo	V V	3.0 ELECTRIC 3.1 Power and
Lu ario de	Input Leakage Current for all ins except: IRQ11#-IRQ23#, TOUT2/IRQ3#, EOP#, DREQ4	a detá 11 nuticia necus-	±15	μΑ	0V <v<sub>IN<v<sub>CC</v<sub></v<sub>
LI1	Input Leakage Current for pins: IRQ11#-IRQ23#, TOUT2#/IRQ3#, EOP#, DREQ4	to tour 0	-300	μΑ	0V < V <sub>IN</sub> < V <sub>CC</sub> (Note 3)
ILO	Output Leakage Current		±15	μΑ	0.45 < V <sub>OUT</sub> < V <sub>CC</sub>
lcc	Supply Current	T becalq	300 325	mA mA	CLK2 = 32 MHz = 40 MHz (Note 4)
(CAP)	Capacitance (Input/IO)	eg can ge rge ca-	12	pF	f <sub>c</sub> = 1 MHz (Note 2)
CCLK	CLK2 Capacitance		20	pF	f <sub>c</sub> = 1 MHz (Note 2)

#### NOTES:

- 1. Minimum value is not 100% tested.
- 2. Sampled only.
- 3. These pins have internal pullups on them.
- 4. I<sub>CC</sub> is specified with inputs driven to CMOS levels. I<sub>CC</sub> may be higher if driven to TTL levels.

Table 13-2, 82380-25 D.C. Specifications

Symbol	Parameter	Min	Max	Unit	Notes
V <sub>IL</sub>	Input Low Voltage	-0.3	0.8	٧	(Note 1)
VIH	Input High Voltage	2.0	V <sub>CC</sub> + 0.3	V	taker gnimil no ni
VILC	CLK2 Input Low Voltage	-0.3	0.8	٧	(Note 1)
VIHC	CLK2 Input High Voltage	V <sub>CC</sub> - 0.8	V <sub>CC</sub> + 0.3	V	
V <sub>OL</sub>	Output Low Voltage I <sub>OL</sub> = 4 mA: A <sub>2</sub> -A <sub>31</sub> , D <sub>0</sub> -D <sub>31</sub> I <sub>OL</sub> = 5 mA: All Others		0.45 0.45	V	
V <sub>OH</sub>	Output High Voltage $I_{OH} = -1 \text{ mA: A}_2 - A_{31}, D_0 - D_{31}$ $I_{OH} = -0.9 \text{ mA: All Others}$	2.4 2.4		V	
lu	Input Leakage Current All Inputs except: IRQ11# – IRQ23#, EOP#, TOUT2/IRQ3#, DREQ4	10 42 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	±15	μΑ	TCA-RA) besensose AoNte 83001,20Y09
I <sub>LI1</sub>	Input Leakage Current Inputs: IRQ11#-IRQ23#, EOP#, TOUT2/IRQ3#, DREQ4	10	-300	μΑ	0 < V <sub>IN</sub> < V <sub>CC</sub> (Note 3)
ILO	Output Leakage Current		±15	μА	0 < V <sub>IN</sub> < V <sub>CC</sub>
Icc	Supply Current (CLK2 = 50 MHz)	- Table (0)	375	mA	(Note 4)
CI	Input Capacitance	BUAY \$1/2////	12	pF	(Note 2)
C <sub>CLK</sub>	CLK2 Input Capacitance		20	pF	(Note 2)

#### NOTES:

- 1. Minimum value is not 100% tested.
- 2. f<sub>C</sub> = 1 MHz; Sampled only.
- 3. These pins have weak internal pullups. They should not be left floating.
- 4.  $I_{CC}$  is specified with inputs driven to CMOS levels, and outputs driving CMOS loads.  $I_{CC}$  may be higher if inputs are driven to TTL levels, or if outputs are driving TTL loads.

The A.C. specifications given in the following tables consist of output delays and input setup requirements. The A.C. diagram's purpose is to illustrate the clock edges from which the timing parameters are measured. The reader should not infer any other timing relationships from them. For specific information on timing relationships between signals, refer to the appropriate functional section.

specifications are measured. 82380 output delays are specified with minimum and maximum limits, which are measured as shown. The minimum 82380 output delay times are hold times for external circuitry. 82380 input setup and hold times are specified as minimums and define the smallest acceptable sampling window. Within the sampling window, a synchronous input signal must be stable for correct 82380 operation.




Figure 13-1. Drive Levels and Measurement Points for A.C. Specification



# A.C. SPECIFICATION TABLES

Functional Operating Range: V<sub>CC</sub> = 5V ±5%; T<sub>CASE</sub> = 0°C to +85°C

## Table 13-3. 82380 A.C. Characteristics

Symbol	Parameter 09.00	82380-16		823	80-20	Notes		
Symbol	Parameter	Min	Max	Min	Max	Notes		
	Operating Frequency	4 MHz	16 MHz	4 MHz	20 MHz	Half CLK2 Frequency		
t1	CLK2 Period	31 ns	125 ns	25 ns	125 ns	(16-0)0		
t2a	CLK2 High Time	9	54	8	VAIS	at 2.0V		
t2b	CLK2 High Time	5		5	Aha	at (V <sub>CC</sub> -0.8)V		
t3a	CLK2 Low Time	9	The state of	8	bael	at 2.0V		
t3b	CLK2 Low Time	7		6	emi	at 0.8V		
t4	CLK2 Fall Time	9	8		8	(V <sub>CC</sub> -0.8)V to 0.8V		
t5	CLK2 Rise Time		8		8	0.8V to (V <sub>CC</sub> -0.8)V		
	A (2-31), BE (0-3) #, EDACK (0-2)	8		9	t) Setup	108 WSC (0-		
t6	Valid Delay	4	36	4	30	CL = 120 pF		
t7	Float Delay	4	40	4	32	(Note 1)		
t8	A (2-31), BE (0-3) # Setup Time	6	76	6	eQ bileV 4	GREADYO		
t9	Hold Time	54	- BF	4 3	et From Ct	SS CPU Res		
	W/R#, M/IO#, D/C#,	25	88		rid Delay	Contract to the state of the second		
t10	Valid Delay	6	33	6	28	Cl = 75 pF		
t11	Float Delay	4	35	4	30	(Note 1)		
t12	Setup Time	6		6	emily bi	(110101)		
t13	Hold Time	14		4	stup Time	197a ' 1997		
t14	ADS# Valid Delay	6	33	6	28	CL = 75 pF		
t15	Float Delay	4	35	4	30	8 *903 . dYS		
t16	Setup Time	21		15				
t17	Hold Time	4		4	emill blo	H # 903 - d884		
	Slave Mode—	8	80		valeO bila	(\$9 80P# V		
	D(0-31) Read	8	04		valed iso	9 4903 044		
t18	Valid Delay	3	46	4	46	CL = 120 pF		
t19	Float Delay	6	35	6	29	(Note 1)		
	Slave Mode—	1			om T no	e COSRO DREOS		
	D(0-31) Write				emit bio			
t20	Setup Time	31		29	-			
t21 A	Hold Time	26	900	26	Delay	pileV T/Al 6M		



# A.C. SPECIFICATION TABLES (Continued)

Functional Operating Range:  $V_{CC} = 5V \pm 5\%$ ;  $T_{CASE} = 0^{\circ}C$  to  $+85^{\circ}C$ .

# Table 13-3. 82380 A.C. Characteristics (Continued)

Symbol	Parameter	arameter 82380-16		823	80-20	Notes	
Symbol	ratailletei	Min	Max	Min	Max	Notes	
t22 t23	Master Mode— D(0-31) Write Valid Delay Float Delay	4 4	48 35	4 4	38 27	CL = 120 pF (Note 1)	
t24 t25	Master Mode— D(0-31) Read Setup Time Hold Time	11 6		11 6	9	SB CULKE LOW TRE SB CULKE LOW TRE SB CULKE LOW TIE	
t26 t27	READY# Setup Time Hold Time	21 4	8	12		B CLK2 Rise Tim	
t28 t29	WSC (0-1) Setup Hold	6 21		6 21	,* (E=0	A (2-91), BE) EDACK (0-	
t31 t30	RESET Setup Time Hold Time	13 4	014	12		Y Sloat Delay	
t32	READYO# Valid Delay	4	31	4	23	CL = 25 pF	
t33	CPU Reset From CLK2	2	18	2	16	CL = 50 pF	
t34	HOLD Valid Delay	5	33	5	30	CL = 100 pF	
t35 t36	HLDA Setup Time Hold Time	21 6	98 1	17 6		11 Float Delay	
t37a	EOP# Setup Time	21		17		Synch. EOP	
t38a	EOP# Hold Time	4	88	34	yale	Child Sold S	
t37b	EOP# Setup Time	11	180 1	11		Asynch. EOP	
t38b	EOP# Hold Time	11		11		emit blok 11me	
t39	EOP# Valid Delay	- 5	38	5	30	CL = 100 pF ('1'->'0')	
t40	EOP# Float Delay	5	40	5	32	beaR (fE-D)Q	
t41a t42a	DREQ Setup Time Hold Time	21	86	19		Synchronous DREQ	
t41b t42b	DREQ Setup Time Hold Time	11		11 11		Asynchronous DREQ	
t43	INT Valid Delay		500	83	500	From IRQ Input CL = 75 pF	
t44 t45	NA# Setup Time Hold Time	11 15		10 15			



# A.C. SPECIFICATION TABLES (Continued)

Functional Operating Range:  $V_{CC} = 5V \pm 5\%$ ;  $T_{CASE} = 0^{\circ}C$  to  $+85^{\circ}C$ .

Table 13-3. 82380 A.C. Characteristics (Continued)

Symbol	Parameter	82380-16		82380-20		Notes	
Symbol	t di dinotoi	Min	Max	Min	Max	Symbol	
t46	CLKIN Frequency	0 MHz	10 MHz	0 MHz	10 MHz		
t47	CLKIN High Time	30	3 4 9	30	#010 #C	At 1.5V	
t48	CLKIN Low Time	50		50	ALCOHOL: LA F	At 1.5V	
t49	CLKIN Rise Time		10		10	0.8V to 3.7V	
t50	CLKIN Fall Time		10		10	3.7V to 0.8V	
t51	TOUT1/REF# Valid	4	36	4	30	From CLK2, CL = 25 pF	
t52	TOUT1/REF# Valid	3	93	3	93	From CLKIN, CL = 120 pF	
t53	TOUT2# Valid Delay	3	93	3	93	From CLKIN, CL = 120 pF (Falling Edge Only)	
t54	TOUT2# Float Delay	3	40	3	40	From CLKIN (Note 1)	
t55	TOUT3# Valid Delay	3	93	3	93	From CLKIN, CL = 120 pF	

#### NOTE:

Functional Operating Range:  $V_{CC} = 5V \pm 5\%$ ;  $T_{CASE} = 0$ °C to +85°C.

A.C. timings are tested at 1.5V thresholds; except as noted.

Table 13-4, 82380-25 A.C. Characteristics

Symbol	Parameter	8238	30-25	Unit	Notes
Oyinboi O	Parameter	Min	Max	* OYOA38	Hotes
550 pF 5640	Operating Frequency 1/(t1a × 2)	4	25	MHz	188
t1 01 Hq 02	CLK2 Period	20	125	ns	
t2a t2b t3a t3b t4 t5	CLK2 High Time CLK2 High Time CLK2 Low Time CLK2 Low Time CLK2 Fall Time CLK2 Rise Time	7 4 7 4 4	7 7	ns ns ns ns ns	at 2.0V at 3.7V at 2.0V at 0.8V 3.7V to 0.8V 0.8V to 3.7V
t6 t7	A2-A31, BE0#-BE3# EDACK0-EDACK3 Valid Delay A2-A31, BE0#-BE3# EDACK0-EDACK3 Float Delay	4 (800)	20	ns	50 pF Load 50 pF Load
t8 t9	A2-A31, BE0#-BE3# Setup Time A2-A31, BE0#-BE3# Hold Time	6	mantonys) manysA) s	ns ns	428 A
t10 t11	W/R#, M/IO#, D/C# Valid Delay W/R#, M/IO#, D/C# Float Delay	4 4	20 29	ns ns	50 pF Load 50 pF Load

<sup>1.</sup> Float condition occurs when the maximum output current becomes less than ILO in magnitude. Float delay is not tested. For testing purposes, the float condition occurs when the dynamic output driven voltage changes with current loads.



# A.C. SPECIFICATION TABLES (Continued) (Separated) #3.45A7 MONTAD/NO3493 .O.A.

Functional Operating Range:  $V_{CC} = 5V \pm 5\%$ ;  $T_{CASE} = 0^{\circ}C$  to  $+85^{\circ}C$ .

A.C. timings are tested at 1.5V thresholds; except as noted.

Table 13-4, 82380-25 A.C. Characteristics (Continued)

Symbol	Parameter	8238	0-25	Unit	Notes	
Symbol	shineter shine of shi	Min Max		N Frequenc	DUD 60	
t12 t13	W/R#, M/IO#, D/C# Setup Time W/R#, M/IO#, D/C# Hold Time	6 4	5	ns ns	7 CLIG	
t14 t15	ADS# Valid Delay ADS# Float Delay	4 4	19 29	ns ns	50 pF Load 50 pF Load	
t16 t17	ADS# Setup Time ADS# Hold Time	12	blia.	ns ns		
t18 t19	Slave Mode D0-D31 Read Valid Slave Mode D0-D31 Read Float	4 6	31 21	ns ns	50 pF Load 50 pF Load	
t20 t21	Slave Mode D0-D31 Write Setup Slave Mode D0-D31 Write Hold	20 20		ns ns	1107	
t22 t23	Master Mode D0-D31 Write Valid Master Mode D0-D31 Write Float	8 4	27 19	ns ns	50 pF Load 50 pF Load	
t24 t25	Master Mode D0-D31 Read Setup Master Mode D0-D31 Read Hold	7 4	o apumbearn	ns ns	fE; lost condition oc	
t26 t27	READY# Setup Time READY# Hold Time	9	AVA = mod	ns ns	resing payons ordered Onered	
t28 t29	WSC0-WSC1 Setup Time WSC0-WSC1 Hold Time	6 15	threshold	ns ns	si sna egnimit .	
t30 t31	RESET Hold Time RESET Setup Time	4 9	I side T	ns ns		
t32	READYO# Valid Delay	3	21	ns	25 pF Load	
t33	CPURST Valid Delay	2	14	ns	50 pF Load	
t34	HOLD Valid Delay	4	22	ns	50 pF Load	
t35 t36	HLDA Setup Time HLDA Hold Time	17 4	emi smi	ns ns	128	
t37a t38a	EOP# Setup (Synchronous) EOP# Hold (Synchronous)	13	ime ime	ns ns	tSa tAb	
t37b t38b	EOP# Setup (Asynchronous) EOP# Hold (Asynchronous)	10 10	emi emi	ns ns	9	
t39 t40	EOP# Valid Delay EOP# Float Delay	4 4	21 21	ns ns	50 pF Load 50 pF Load	
t41a t42a	DREQ Setup (Synchronous) DREQ Hold (Synchronous)	17	DACKS Flo	ns ns	Si Si	
t41b t42b	DREQ Setup (Asynchronous) DREQ Hold (Asynchronous)	10	*838-40	ns ns	el	
t43	INT Valid Delay from IRQn	Ploat Delay	500	ns	50 pF Load	



# A.C. SPECIFICATION TABLES (Continued)

Functional Operating Range:  $V_{CC}=5V\pm5\%$ ;  $T_{CASE}=0^{\circ}C$  to  $+85^{\circ}C$ . A.C. timings are tested at 1.5V thresholds; except as noted.

Table 13-4. 82380-25 A.C. Characteristics (Continued)

Symbol	Parameter	Parameter 82380-25		Unit	Notes
Oyiniboi	rarameter	Min	Max	- (1 - j)	naw Notes
t44 t45	NA# Setup Time NA# Hold Time	7 8	1941	ns ns	
t46 t47 t48 t49 t50	CLKIN Frequency CLKIN High Time CLKIN Low Time CLKIN Rise Time CLKIN Fall Time	0 30 50	10 10 10	MHz ns ns ns ns	2.0V 0.8V 0.8V to 3.7V 3.7V to 0.8V
t51 t52	TOUT1/REF# Valid Delay from CLK2 (Refresh) from CLKIN (Timer)	4 3	20 90	ns ns	50 pF Load 50 pF Load
t53 t54	TOUT2# Valid Delay (Falling Edge Only) TOUT2# Float Delay	3	90	ns	50 pF Load 50 pF Load
t55	TOUT3# Valid Delay	3	90	ns	50 pF Load




Figure 13-2. A.C. Test Load




Figure 13-3. CLK2 Timing




Figure 13-4. Input Setup and Hold Timing




Figure 13-5. Reset Timing






Figure 13-6. Address Output Delays




Figure 13-7. Data Bus Output Delays






Figure 13-8. Control Output Delays




Figure 13-9. Timer Output Delays



# APPENDIX A Ports Listed by Address

Port Address (HEX)	Description	
00	Read/Write DMA Channel 0 Target Address	, A0-A15
01	Read/Write DMA Channel 0 Byte Count, B0	
02	Read/Write DMA Channel 1 Target Address	, A0-A15
03	Read/Write DMA Channel 1 Byte Count, B0	-B15
04	Read/Write DMA Channel 2 Target Address	
05	Read/Write DMA Channel 2 Byte Count, B0	
06	Read/Write DMA Channel 3 Target Address	
07	Read/Write DMA Channel 3 Byte Count, B0	-B15
08	Read/Write DMA Channel 0-3 Status/Com	mand I Regis
09	Read/Write DMA Channel 0-3 Software Re	quest Regist
OA .	Write DMA Channel 0-3 Set-Reset Mask Re	egister
OB	Write DMA Channel 0-3 Mode Register I	
OC	Write Clear Byte-Pointer FF	
0D	Write DMA Master-Clear	
0E	Write DMA Channel 0-3 Clear Mask Registe	er
0F	Read/Write DMA Channel 0-3 Mask Regist	er
10	Read/Write DMA Channel 0 Target Address	, A24-A31
11	Read/Write DMA Channel 0 Byte Count, B1	6-B23
12	Read/Write DMA Channel 1 Target Address	, A24-A31
13	Read/Write DMA Channel 1 Byte Count, B1	6-B23
14	Read/Write DMA Channel 2 Target Address	, A24-A31
15	Read/Write DMA Channel 2 Byte Count, B1	6-B23
16	Read/Write DMA Channel 3 Target Address	
17	Read/Write DMA Channel 3 Byte Count, B1	6-B23
18	Write DMA Channel 0-3 Bus Size Register	
19	Read/Write DMA Channel 0-3 Chaining Re	
1A O too o	Write DMA Channel 0-3 Command Register	rll
ESA-01B seemo A tenta T	Write DMA Channel 0-3 Mode Register II	
1C	Read/Write Refresh Control Register	
ESA-SIE seerbio Arena T	Reset Software Request Interrupt	
ESA - 8 20 SERVICE A PROPERT	Write Bank B ICW1, OCW2, or OCW3	
	Read Bank B Poll, Interrupt Request or In-Se	ervice
Tardel Address, A16-A23	Status Register	
Target Address A 5 5-A29	Write Bank B ICW2, ICW3, ICW4 or OCW1	
Terget Address A16-A23	Read Bank B Interrupt Mask Register	
ESA-8 22 scenbbA secret	Read Bank B ICW2	
28	Read/Write IRQ8 Vector Register	
29	Read/Write IRQ9 Vector Register	
2A	Reserved	
2B	Read/Write IRQ11 Vector Register	
2C	Read/Write IRQ12 Vector Register	
2D	Read/Write IRQ13 Vector Register	
2E	Read/Write IRQ14 Vector Register	

1



# APPENDIX A-Ports Listed by Address (Continued)

Port Address (HEX)	Description	
30	Write Bank A ICW1, OCW2 or OCW3	
	Read Bank A Poll, Interrupt Request or In-Service	
	Status Register	
31	Write Bank A ICW2, ICW3, ICW4 or OCW1	
	Read Bank A Interrupt Mask Register	
32	Read Bank A ICW2	
38	Read/Write IRQ0 Vector Register	
39	Read/Write IRQ1 Vector Register	
3A 3A	Read/Write IRQ1.5 Vector Register	
3B	Read/Write IRQ3 Vector Register	
3C	Read/Write IRQ4 Vector Register	
3D	Reserved	
3E	Reserved	
3F	Head/Write IHQ/ Vector Hegister	
40	Read/Write Counter U Register	
41	Read/Write Counter 1 Register	
42	Head/Write Counter 2 Hegister	
43	Write Control Word Register I—Counter 0, 1, 2	
44	Read/Write Counter 3 Register	
45	Reserved	
46	Reserved	
47 State Red Heath E	Write Word Register II—Counter 3	
TEA 61 search A seast	Write Internal Control Port	
64 and mood save	Write CPU Reset Register (Data-1111XXX0H)	
72 seembh A regret	Read/Write Wait State Register 0	
73 and muco and	Read/Write Wait State Register 1	
74 75	Read/Write Wait State Register 2 Read/Write Refresh Wait State Register	
75 818 mus0 ave 1	Reserved	
Tanget Address, 77 - A31	Reserved	
7D are sound and a	Reserved	
7E harelperi exic a	Reserved	
7F IDEA griniario 6-0	Read/Write Relocation Register	
80 setal part bramme	Read/Write Internal Diagnostic Port 0	
81 II satelige H soo	Read/Write DMA Channel 2 Target Address, A16-A2	3
82 Teleper I	Read/Write DMA Channel 3 Target Address, A16-A2	
83	Read/Write DMA Channel 1 Target Address, A16-A2	
87	Read/Write DMA Channel 0 Target Address, A16-A2	
88	Read/Write Internal Diagnostic Port 1	
89	Read/Write DMA Channel 6 Target Address, A16-A2	3
8A	Read/Write DMA Channel 7 Target Address, A16-A2	3
8B	Read/Write DMA Channel 5 Target Address, A16-A2	
8F	Read/Write DMA Channel 4 Target Address, A16-A2	0



# APPENDIX A-Ports Listed by Address (Continued)

Port Address (HEX)	Description (XIII) AMERICAN
10A_1 90	Read/Write DMA Channel 0 Requester Address, A0-A15
e Count Braffers	Read/Write DMA Channel 0 Requester Address, A16-A31
92 and 4 100	Read/Write DMA Channel 1 Requester Address, A0-A15
25.93 FB Impo M	Read/Write DMA Channel 1 Requester Address, A16-A31
94	Read/Write DMA Channel 2 Requester Address, A0-A15
95 95 B 1800 9	Read/Write DMA Channel 2 Requester Address, A16-A31
FEA-196 aperibb A lept	Read/Write DMA Channel 3 Requester Address, A0-A15
e Count. 81679 20	Read/Write DMA Channel 3 Requester Address, A16-A31
98 natelper es	Read/Write DMA Channel 4 Requester Address, A0-A15
199 A printertO	Read/Write DMA Channel 4 Requester Address, A16-A31
9A sate post bris	Read/Write DMA Channel 5 Requester Address, A0-A15
9B II referee	Read/Write DMA Channel 5 Requester Address, A16-A31
9C	Read/Write DMA Channel 6 Requester Address, A0-A15
9D	Read/Write DMA Channel 6 Requester Address, A16-A31
9E	Read/Write DMA Channel 7 Requester Address, A0-A15
9F	Read/Write DMA Channel 7 Requester Address, A16-A31
A0	Write Bank C ICW1, OCW2 or OCW3
	Read Bank C Poll, Interrupt Request or In-Service Status Register
A1	Write Bank C ICW2, ICW3, ICW4 or OCW1
	Read Bank C Interrupt Mask Register
A2	Read Bank C ICW2
A8	Read/Write IRQ16 Vector Register
A9	Read/Write IRQ17 Vector Register
AA	Read/Write IRQ18 Vector Register
AB	Read/Write IRQ19 Vector Register
AC	Read/Write IRQ20 Vector Register
AD	Read/Write IRQ21 Vector Register
AE AF	Read/Write IRQ22 Vector Register
CO CO	Read/Write IRQ23 Vector Register Read/Write DMA Channel 4 Target Address, A0-A15
C1	Read/Write DMA Channel 4 Byte Count, B0–B15
C2	Read/Write DMA Channel 5 Target Address, A0–A15
C3	Read/Write DMA Channel 5 Byte Count, B0-B15
C4	Read/Write DMA Channel 6 Target Address, A0-A15
C5	Read/Write DMA Channel 6 Byte Count, B0-B15
C6	Read/Write DMA Channel 7 Target Address, A0-A15
C7	Read/Write DMA Channel 7 Byte Count, B0-B15
C8	Read DMA Channel 4-7 Status/Command I Register
C9	Read/Write DMA Channel 4-7 Software Request Register
CA	Write DMA Channel 4-7 Set—Reset Mask Register
СВ	Write DMA Channel 4-7 Mode Register I
CC	Reserved
CD	Reserved
CE	Write DMA Channel 4-7 Clear Mask Register
CF	Read/Write DMA Channel 4-7 Mask Register

Por



# APPENDIX A—Ports Listed by Address (Continued)

rt Address (HEX)	Description (VEA) assubble to
A-0A DO AbbA telatropeA	Read/Write DMA Channel 4 Target Address, A24-A31
-81A D1 stock reteeupeR	Read/Write DMA Channel 4 Byte Count, B16-B23
D2 but to be a selected in	Read/Write DMA Channel 5 Target Address, A24-A31
-0 A D3 wbt A setsoupeR	Read/Write DMA Channel 5 Byte Count, B16-B23
1-0A D4 abbA reference A	Read/Write DMA Channel 6 Target Address, A24-A31
-8 TA D5 TOLA Terrecupe A	Read/Write DMA Channel 6 Byte Count, B16-B23
A-SA D6 SbbA TelegopeR	Read/Write DMA Channel 7 Target Address, A24-A31
Requester Addreson A18-	Read/Write DMA Channel 7 Byte Count, B16-B23
Necessaries Add Ballery Par	Write DMA Channel 4-7 Bus Size Register
-8 A D9 That A description	Read/Write DMA Channel 4-7 Chaining Register
A-OA DA TOLO NO PARTIES NO PARTIE	Write DMA Channel 4-7 Command Register II
-81A DB AbbA salasupaA	Write DMA Channel 4-7 Mode Register II



13

92

# APPENDIX B Ports Listed by Function

#### Port Address (HEX) Description **DMA CONTROLLER** Write DMA Master-Clear OC Write DMA Clear Byte-Pointer FF Read/Write DMA Channel 0-3 Status/Command I Register C8 Read/Write DMA Channel 4-7 Status/Command I Register 1A Write DMA Channel 0-3 Command Register II Write DMA Channel 4-7 Command Register II DA 0B Write DMA Channel 0-3 Mode Register I CB Write DMA Channel 4-7 Mode Register I 1B Write DMA Channel 0-3 Mode Register II Write DMA Channel 4-7 Mode Register II Read/Write DMA Channel 0-3 Software Request Register C9 Read/Write DMA Channel 4-7 Software Request Register Reset Software Request Interrupt ara ofE Write DMA Channel 0-3 Clear Mask Register CE Write DMA Channel 4-7 Clear Mask Register Read/Write DMA Channel 0-3 Mask Register Read/Write DMA Channel 4-7 Mask Register Write DMA Channel 0-3 Set-Reset Mask Register Write DMA Channel 4-7 Set-Reset Mask Register Write DMA Channel 0-3 Bus Size Register Write DMA Channel 4-7 Bus Size Register 19 Read/Write DMA Channel 0-3 Chaining Register D9 Read/Write DMA Channel 4-7 Chaining Register 00 Read/Write DMA Channel 0 Target Address, A0-A15 87 Read/Write DMA Channel 0 Target Address, A16-A23 10 Read/Write DMA Channel 0 Target Address, A24-A31 01 Read/Write DMA Channel 0 Byte Count, B0-B15 11 Read/Write DMA Channel 0 Byte Count, B16-B23 Read/Write DMA Channel 0 Requester Address, A0-A15 91 Read/Write DMA Channel 0 Requester Address, A16-A31 02 Read/Write DMA Channel 1 Target Address, A0-A15 83 Read/Write DMA Channel 1 Target Address, A16-A23 12 Read/Write DMA Channel 1 Target Address, A24-A31 03 Read/Write DMA Channel 1 Byte Count, B0-B15

Read/Write DMA Channel 1 Byte Count, B16-B23

Read/Write DMA Channel 1 Requester Address, A0-A15 Read/Write DMA Channel 1 Requester Address, A16-A31 1

Port Address (HEX)

## Description

## DMA CONTROLLER

04 81	Read/Write DMA Channel 2 Target Address, A0-A15 Read/Write DMA Channel 2 Target Address, A16-A23
14	Read/Write DMA Channel 2 Target Address, A24–A31
05	Read/Write DMA Channel 2 Byte Count, B0-B15
15	Read/Write DMA Channel 2 Byte Count, B16–B23
94	Read/Write DMA Channel 2 Requester Address, A0-A15
95	Read/Write DMA Channel 2 Requester Address, A16–A31
06	Read/Write DMA Channel 3 Target Address, A0-A15
82	Read/Write DMA Channel 3 Target Address, A16-A23
16	Read/Write DMA Channel 3 Target Address, A24-A31
07	Read/Write DMA Channel 3 Byte Count, B0-B15
17	Read/Write DMA Channel 3 Byte Count, B16-B23
96	Read/Write DMA Channel 3 Requester Address, A0-A15
97	Read/Write DMA Channel 3 Requester Address, A16-A31
CO	Read/Write DMA Channel 4 Target Address, A0-A15
8F	Read/Write DMA Channel 4 Target Address, A16-A23
D0	Read/Write DMA Channel 4 Target Address, A24-A31
C1	Read/Write DMA Channel 4 Byte Count, B0-B15
D1	Read/Write DMA Channel 4 Byte Count, B16-B23
98	Read/Write DMA Channel 4 Requester Address, A0-A15
99	Read/Write DMA Channel 4 Requester Address, A16-A31
C2	Read/Write DMA Channel 5 Target Address, A0-A15
8B	Read/Write DMA Channel 5 Target Address, A16-A23
D2	Read/Write DMA Channel 5 Target Address, A24-A31
C3	Read/Write DMA Channel 5 Byte Count, B0-B15
D3	Read/Write DMA Channel 5 Byte Count, B16-B23
9A	Read/Write DMA Channel 5 Requester Address, A0-A15
9B	Read/Write DMA Channel 5 Requester Address, A16–A31
C4	Read/Write DMA Channel 6 Target Address, A0-A15
89	Read/Write DMA Channel 6 Target Address, A16-A23
D4	Read/Write DMA Channel 6 Target Address, A24-A31
C5	Read/Write DMA Channel 6 Byte Count, B0-B15
D5	Read/Write DMA Channel 6 Byte Count, B16-B23 Head/Write DMA Channel 6 Hequester Address, AU-A13
9D	Read/Write DMA Channel 6 Requester Address, A16–A31
C6	
8A	Read/Write DMA Channel 7 Target Address, A0–A15 Read/Write DMA Channel 7 Target Address, A16–A23
D6	Read/Write DMA Channel 7 Target Address, A16–A23
C7	Read/Write DMA Channel 7 Byte Count, B0–B15
D7	Read/Write DMA Channel 7 Byte Count, B16–B23
9E	Read/Write DMA Channel 7 Requester Address, A0–A15
9F	Read/Write DMA Channel 7 Requester Address, A16–A31
-62-CI-C/E	STRUCK SOURCE I BOTH SOURCE STRUCK SOURCE TO THE STRUCK SOURCE STRUCK SO



# APPENDIX B—Ports Listed by Function (Continued)

# Port Address (HEX)

# Description

# INTERRUPT CONTROLLER

20	Write Bank B ICW1, OCW2, or OCW3
	Read Bank B Poll, Interrupt Request or In-Service Status Register
21	
	Read Bank B Interrupt Mask Register
22	
28	Read/Write IRQ8 Vector Register
29	Read/Write IRQ9 Vector Register
2A	Reserved
2B	Read/Write IRQ11 Vector Register
	Read/Write IRQ12 Vector Register
	Read/Write IRQ13 Vector Register
	Read/Write IRQ14 Vector Register
	Read/Write IRQ15 Vector Register
A0	
AU	Write Bank C ICW1, OCW2 or OCW3 Read Bank C Poll, Interrupt Request or In-Service
A4	Status Register
A1 Javao	Write Bank C ICW2, ICW3, ICW4 or OCW1
10	Read Bank C Interrupt Mask Register Read Bank C ICW2
A2 A8	
A0 A9	Read/Write IRQ16 Vector Register Read/Write IRQ17 Vector Register
AA	
AB	Read/Write IRQ18 Vector Register
	Read/Write IRQ19 Vector Register
AC AD	Read/Write IRQ20 Vector Register
AE	Read/Write IRQ21 Vector Register Read/Write IRQ22 Vector Register
AF	31 H 1 CO 1 H 1 C C C C C C C C C C C C C C C C C
	Read/Write IRQ23 Vector Register
30	Write Bank A ICW1, OCW2 or OCW3
	Read Bank A Poll, Interrupt Request oor In-Service
	Status Register
31	Write Bank A ICW2, ICW3, ICW4 or OCW1
	Read Bank A Interrupt Mask Register
32	Read Bank A ICW2
38	Read/Write IRQ0 Vector Register
39	Read/Write IRQ1 Vector Register
3A	Read/Write IRQ1.5 Vector Register
3B	Read/Write IRQ3 Vector Register
3C	Read/Write IRQ4 Vector Register
3D	Reserved
3E	Reserved
3F	Read/Write IRQ7 Vector Register

1



# APPENDIX B—Ports Listed by Function (Continued)

Port Address (HEX)

# PROGRAMMABLE INTERVAL TIMER

40 41 42 43 44 47	Read/Write Counter 0 Register Read/Write Counter 1 Register Read/Write Counter 2 Register Write Control Word Register I—Counter 0, 1, Read/Write Counter 3 Register Write Word Register II—Counter 3
64	CPU RESET  Write CPU Reset Register (Data-1111XXX0H
	WAIT STATE GENERATOR
72 73 74 75	Read/Write Wait State Register 0 Read/Write Wait State Register 1 Read/Write Wait State Register 2 Read/Write Refresh Wait State Register
	DRAM REFRESH CONTROLLER
1C	Read/Write Refresh Control Register
	INTERNAL CONTROL AND DIAGNOSTIC PORTS
61 80 88	Write Internal Control Port Read/Write Internal Diagnostic Port 0 Read/Write Internal Diagnostic Port 1
	RELOCATION REGISTER
7F	Read/Write Relocation Register
	INTEL RESERVED PORTS
2A 3D 3E 45 46 76 77 7D 7E CC	Reserved
CD	hemipe Ringipol Reserved



# APPENDIX C Pin Descriptions

The 82380 provides all of the signals necessary to interface it to an 80386 processor. It has separate 32-bit address and data buses. It also has a set of control signals to support operation as a bus master or a bus slave. Several special function signals exist on the 82380 for interfacing the system support peripherals to their respective system counterparts. Following are the definitions of the individual pins of the 82380. These brief descriptions are provided as a reference. Each signal is further defined within the sections which describe the associated 82380 function.

#### A2-A31 I/O ADDRESS BUS

This is the 32-bit address bus. The addresses are doubleword memory and I/O addresses. These are three-state signals which are active only during Master mode. The address lines should be connected directly to the 80386's local bus.

#### BEO# I/O BYTE-ENABLE 0

BE0# active indicates that data bits D0-D7 are being accessed or are valid. It is connected directly to the 80386's BE0#. The byte enable signals are active outputs when the 82380 is in the Master mode.

#### BE1# I/O BYTE-ENABLE 1

BE1# active indicates that data bits D8-D15 are being accessed or are valid. It is connected directly to the 80386's BE1#. The byte enable signals are active only when the 82380 is in the Master mode.

#### BE2# I/O BYTE-ENABLE 2

BE2# active indicates that data bits D15-D23 are being accessed or are valid. It is connected directly to the 80386's BE2#. The byte enable signals are active only when the 82380 is in the Master mode.

#### BE3# I/O BYTE-ENABLE 3

BE3# active indicates that data bits D24-D31 are being accessed or are valid. The byte enable signals are active only when the 82380 is in the Master mode. This pin should be connected directly to the 80386's BE3#. This pin is used for factory testing and must be low during reset. The 80386 drives BE3# low during reset.

#### D0-D31 I/O DATA BUS

This is the 32-bit data bus. These pins are active outputs during interrupt acknowledges, during Slave accesses, and when the 82380 is in the Master mode.

## CLK2 I PROCESSOR CLOCK

This pin must be connected to CLK2. The 82380 monitors the phase of this clock in order to remain synchronized with the 80386. This clock drives all of the internal synchronous circuitry.

#### D/C# I/O DATA/CONTROL

D/C# is used to distinguish between 80386 control cycles and DMA or 80386 data access cycles. It is active as an output only in the Master mode.

## W/R# I/O WRITE/READ

W/R# is used to distinguish between write and read cycles. It is active as an output only in the Master

#### M/IO# I/O MEMORY/IO

 $\mbox{M/IO}\mbox{\#}$  is used to distinguish between memory and IO accesses. It is active as an output only in the Master mode.

#### ADS# I/O ADDRESS STATUS

This signal indicates presence of a valid address on the address bus. It is active as output only in the Master mode. ADS# is active during the first T-state where addresses and control signals are valid.

#### NA# I NEXT ADDRESS

Asserted by a peripheral or memory to begin a pipelined address cycle. This pin is monitored only while the 82380 is in the Master mode. In the Slave mode, pipelining is determined by the current and past status of the ADS# and READY# signals.

#### HOLD O HOLD REQUEST

This is an active-high signal to the 80386 to request control of the system bus. When control is granted, the 80386 activates the hold acknowledge signal (HLDA).

#### HLDA I HOLD ACKNOWLEDGE

This input signal tells the DMA controller that the 80386 has relinquished control of the system bus to the DMA controller.

## DREQ (0-3, 5-7) I DMA REQUEST

The DMA Request inputs monitor requests from peripherals requiring DMA service. Each of the eight DMA channels has one DREQ input. These active-high inputs are internally synchronized and prioritized. Upon reset, channel 0 has the highest priority and channel 7 the lowest.

#### DREQ4/IRQ9# I DMA/INTERRUPT RE-QUEST

This is the DMA request input for channel 4. It is also connected to the interrupt controller via interrupt request 9. This internal connection is available for DMA channel 4 only. The interrupt input is active low and can be programmed as either edge of level triggered. Either function can be masked by the appropriate mask register. Priorities of the DMA channel and the interrupt request are not related but follow the rules of the individual controllers.

Note that this pin has a weak internal pull-up. This causes the interrupt request to be inactive, but the DMA request will be active if there is no external connection made. Most applications will require that either one or the other of these functions be used, but not both. For this reason, it is advised that DMA channel 4 be used for transfers where a software request is more appropriate (such as memory-tomemory transfers). In such an application, DREQ4 can be masked by software, freeing IRQ9# for other purposes.

#### EOP# I/O END OF PROCESS

As an output, this signal indicates that the current Requester access is the last access of the currently operating DMA channel. It is activated when Terminal Count is reached. As an input, it signals the DMA channel to terminate the current buffer and proceed to the next buffer, if one is available. This signal may be programmed as an asynchronous or synchronous input.

EOP# must be connected to a pull-up resistor. This will prevent erroneous external requests for termination of a DMA process.

#### EDACK (0-2) O ENCODED DMA ACKNOWL-EDGE

These signals contain the encoded acknowledgement of a request for DMA service by a peripheral. The binary code formed by the three signals indicates which channel is active. Channel 4 does not have a DMA acknowledge. The inactive state is indicated by the code 100. During a Requester access, EDACK presents the code for the active DMA channel. During a Target access, EDACK presents the inactive code 100.

#### IRQ (11-23)# I INTERRUPT REQUEST

These are active low interrupt request inputs. The inputs can be programmed to be edge or level sensitive. Interrupt priorities are programmable as either fixed or rotating. These inputs have weak internal pull-up resistors. Unused interrupt request inputs should be tied inactive externally.

#### INT O INTERRUPT OUT

INT signals the 80386 that an interrupt request is pending.

#### CLKIN I TIMER CLOCK INPUT

This is the clock input signal to all of the 82380's programmable timers. It is independent of the system clock input (CLK2).

#### TOUT1/REF# O TIMER 1 OUTPUT/REFRESH

This pin is software programmable as either the direct output of Timer 1, or as the indicator of a refresh cycle in progress. As REF#, this signal is active during the memory read cycle which occurs during refresh.

#### TOUT2#/IRQ3# I/O TIMER 2 OUTPUT/IN-TERRUPT REQUEST3

This is the inverted output of Timer 2. It is also connected directly to interrupt request 3. External hardware can use IRQ3# if Timer 2 is programmed as OUT=0 (TOUT2#=1)

#### TOUT3# O TIMER 3 OUTPUT

This is the inverted output of Timer 3.

READY INPUT

This active-low input indicates to the 82380 that the current bus cycle is complete. READY is sampled by the 82380 both while it is in the Master mode, and while it is in the Slave mode.

WSC (0-1)

WAIT STATE CONTROL

WSC0 AND WSC1 are inputs used by the Wait-State Generator to determine the number of wait states required by the currently accessed memory or I/O. The binary code on these ins. combined with the M/ IO# signal, selects an internal register in which a wait-state count is stored. The combination WSC = 11 disables the wait-state generator.

READYO#

0 **READY OUTPUT** 

This is the synchronized output of the wait-state generator. It is also valid during 80386 accesses to the 82380 in the Slave Mode when the 82380 requires wait states. READYO# should feed directly the 80386's READY # input.

RESET

RESET

This synchronous input serves to initialize the state of the 82380 and provides basis for the CPURST output. RESET must be held active for at least 15 CLK2 cycles in order to guarantee the state of the 82380. After Reset, the 82380 is in the Slave mode with all outputs except timers and interrupts in their inactive states. The state of the timers and interrupt controller must be initialized through software. This input must be active for the entire time required by the 80386 to guarantee proper reset.

CPURST O CPU RESET

CPURST provides a synchronized reset signal for the CPU. It is activated in the event of a software reset command, an 80386 shut-down detect, or a hardware reset via the RESET pin. The 82380 holds CPURST active for 62 clocks in response to either a software reset command or a shut-down detection. Otherwise CPURST reflects the RESET input.

V<sub>CC</sub> +5V input power Ground Sender of Albacon Sender

VSS

Table C-1. Wait-State Select Inputs

Port	Wait-State Registers			Select Inputs	
Address	D7 D4	D3	D0	WSC1	WSCO
72H	Memory 0	1/00		0	0
73H	Memory 1	1/01	08238	oveles 0 to	elliw 1gn
74H	Memory 2	1/02	interfac	des ind 386D	stantani 08
	DISA	BLED	310 bria	He, Iplos	44
M/IO#	Lbetiove ai	0	Shell a	mil a ay ask	sold dies in



# APPENDIX D 82380 System Notes

#### 82380 TIMER UNIT SYSTEM NOTES

The 82380 DMA controller with Integrated System Peripherals is functionally inconsistent with the data sheet. This document explains the behavior of the 82380 Timer Unit and outlines subsequent limitations of the timer unit. This document also provides recommended workarounds.

#### 1.0 WRITE CYCLES TO THE 82380 TIMER UNIT

This errata applies only to SLAVE WRITE cycles to the 82380 timer unit. During these cycles, the data being written into the 82380 timer unit may be corrupted if CLKIN is not inhibited during a certain "window" of the write cycle.

# 1.1 Description

Please refer to Figure 1.

During write cycles to the 82380 timer unit, the 82380 translates the 386DX interface signals such as ADS#, W/R#, M/IO#, and D/C# into several internal signals that control the operation of the internal sub-blocks (e.g., Timer Unit).

The 82380 timer unit is controlled by such internal signals. These internal signals are generated and sampled with respect to two separate clock signals: CLK2 (the system clock) and CLKIN (the 82380 timer unit clock).

Since the CLKIN and CLK2 clock signals are used internally to generate control signals for the interface to the timer unit, some timing parameters must be met in order for the interface logic to function properly.

Those timing parameters are met by inhibiting the CLKIN signal for a specific window during Write Cycles to the 82380 Timer Unit.

The CLKIN signal must be inhibited using external logic, as the GATE function of the 82380 timer unit is not guaranteed to totally inhibit CLKIN.

## 1.2 Consequences

This CLKIN inhibit circuitry guarantees proper write cycles to the 82380 timer unit.

Without this solution, write cycles to the 82380 timer unit could place corrupted data into the timer unit registers. This, in turn, could yield inaccurate results and improper timer operation.

The proposed solution would involve a hardware modification for existing systems.

## 1.3 Solution

A timing waveform (Figure 2) shows the specific window during which CLKIN must be inhibited. Please note that CLKIN must only be inhibited during the window shown in Figure 2. This window is defined by two AC timing parameters:

 $t_a = 9 \text{ ns}$ 

 $t_b = 28 \, n$ 

The proposed solution provides a certain amount of system "guardband" to make sure that this window is avoided.

PAL equations for a suggested workaround are also included. Please refer to the comments in the PAL codes for stated assumptions of this particular workaround. A state diagram (Figure 3) is provided to help clarify how this PAL is designed.

Figure 4 shows how this PAL would fit into a system workaround. In order to show the effect of this workaround on the CLKIN signal, Figure 5 shows how CLKIN is inhibited. Note that you must still meet the CLKIN AC timing parameters (e.g., t<sub>47</sub> (min), t<sub>48</sub> (min)) in order for the timer unit to function properly.

Please note that this workaround has not been tested. It is provided as a suggested solution. Actual solutions will vary from system to system.

# 1.4 Long Term Plans

Intel has no plans to fix this behavior in the 82380 timer unit.



module Timer\_82380\_Fix flag '-r2','-q2','-f1', '-t4', '-w1,3,6,5,4,16,7,12,17,18,15,14' title '82380 Timer Unit CLKIN Timer\_Unit\_Fix device 'P16R6'; "This PAL inhibits the CLKIN signal (that comes from an oscillator) "during Slave Writes to the 82380 Timer unit. "ASSUMPTION: This PAL assumes that an external system address decoder provides a signal to indicate that an 82380 Timer Unit access is taking place. This input signal is called TMR in this PAL. This PAL also assumes that this TMR signal occurs during a specific T-State. Please see Figure 3 of this document to see when this signal is expected to be active by this PAL. "NOTE: This PAL does not support pipelined 82380 SLAVE cycles. Bet gume lamete indeatal pel . . . . mig "(c) Intel Corporation 1989. This PAL is provided as a proposed "method of solving a certain 82380 Timer Unit problem. This PAL "has not been tested or validated. Please validate this solution "for your system and application.



```
"Input Pins" at at sa vi states de la company de la compan
                                           pin 1; "System Clock
pin 2; "Microprocessor RESET signal
pin 3; "Input from Address Decoder, indicating
CLK2
RESET
TMR
                               "an access to the timer unit of the "82380.
                                pin 4; "End of Cycle indicator
pin 5; "Address and control strobe
 !RDY
 !ADS
                               pin 6; "PHI2 clock
CLK
                                pin 7; "Write/Read Signal"
W_R
                                         pin 8; "No Connect O"
nel
                                         pin 9; "No Connect 1"
nc3
                                            pin 10; "Tied to ground, documentation only
GNDa
                                         pin 11; "Output enable, documentation only
pin 12; "Input-CLKIN directly from oscillator
GNDb
CLKIN_IN
"Output Pins"
                                                                   18; "Internal signal only, fed back to
Q_0
                                                                              "PAL logic"
CLKIN_OUT pin 17; "CLKIN signal fed to 82380 Timer Unit
                                            pin 16; "CLKIN Inhibit signal
INHIBIT
                                     pin 15; "Unused State Indicator Pin
SO
Sl
                                                 pin 14; "Unused State Indicator Pin 14 man and the state of the state 
"Declarations"
Valid_ADS = ADS & CLK
                                                                            ; "ADS# sampled in PHI1 of 386DX T-State
Valid_RDY = RDY & CLK
                                                                             ; "RDY# sampled in PHI1 of 386DX T-State
Timer_Acc = TMR & CLK
                                                                              ; "Timer Unit Access, as provided by
                                                                                              "external Address Decoder "
State_Diagram [INHIBIT, S1, S0]
state 000:
                                                 if RESET then 000
                                                   else if Valid_ADS & W_R then 001
                                                   else 000;
                                                  if RESET then 000
state 001:
                                                   else if Timer_Acc then 010
                                                   else if !Timer_Acc then 000
                                                   else 001;
state 010:
                                                  if RESET then 000
                                                   else if CLK then 110
                                                   else 010:
state 110:
                                                  if RESET then 000
                                                  else if CLK then 111
                                                  else 110;
```

E

```
if RESET then 000
state 111:
            else if CLK then Oll
       else 111;
           if RESET then 000
state Oll:
            else if Valid_RDY then 000
            else Oll;
           if RESET then 000
state 100:
            else 000;
state 101:
          if RESET then 000
            else 000;
EQUATIONS
Q_O := CLKIN_IN ; "Latched incoming clock. This signal is used
               "internally to feed into the MUX-ing logic"
CLKIN_OUT := (INHIBIT & CLKIN_OUT & !RESET)
         +(!INHIBIT & Q_O & !RESET);
                    "Equation for CLKIN_OUT. This
                    "feeds directly to the 82380 Timer Unit."
END
Page 1
ABEL(tm) 3.10 - Document Generator 30-June 89 03:17
82380 Timer Unit CLKIN
     INHIBIT signal PAL Solution
Equations for Module Timer_82380_Fix
Device Timer_Unit_Fix
- Reduced Equations:
   !INHIBIT := (!CLK & !INHIBIT # CLK & SO # RESET # !S1);
   !S1 := (RESET
         # INHIBIT & !S1
          # CLK & !INHIBIT & !~RDY & SO & S1
         # !CLK & !S1
         # !S1 & !TMR
         # !SO & !S1);
   !SO := (RESET
         # INHIBIT & !Sl
         # CLK & !INHIBIT & !~RDY & S1
          # !CLK & !SO
       # !INHIBIT & !SO & S1
         # SO & !S1
         # !S1 & !W_R
         # ~ ADS & !S1);
```



```
!Q_O := (!CLKIN_IN);
   !CLKIN_OUT := (RESET # !CLKIN_OUT & INHIBIT # !INHIBIT & !Q_O);
Page 2
ABEL(tm) 3.10 - Document Generator 30-June 89 03:17
82380 Timer Unit CLKIN
     INHIBIT signal PAL Solution
Chip diagram for Module Timer_82380_Fix
Device Timer_Unit_Fix
                           P16R6
          DEED 21 IBE CLK2 1
                                20 Desti Dedated : MI_MIXID =: U_R
           RESET 2
                                19
                     TMR
                                18 Q_0
                                17 CLKIN_OUT
                                16 NHIBIT
                     ADS -
                                15 S0
                     CLK 6
                     W_R 7
                                14 S1
                     nc1 8
                                 13
                                12 CLKIN_IN
                     nc3 🗆 9
                                 11 GNDb
                    GNDa 10
                                           290128-B7
end of module Timer_82380_Fix
```





Figure 1. Translation of 386DX Signals to Internal 82380 Timer Unit Signals

82380








Figure 3. State Diagram for Inhibit Signal




Figure 4. System with 82380 Timer Unit "Inhibit" Circuitry






Figure 5(a). Inhibited CLKIN in an 82380 Timer Unit and CLKIN Minimum HIGH Time




Figure 5(b). Inhibited CLKIN in an 82380 Timer Unit and CLKIN Minimum LOW Time



#### 82380 DATA SHEET REVISION HISTORY

Changes in this revision:

Figure 4-1: Added details about IRQ3# and IRQ2#/IRQ1.5#.

Section 5.2.1: Added note referring reader to Appendix D (System Notes).

Table 13-2: Changed V<sub>IHC</sub> MIN to V<sub>CC</sub> - 0.8V.

Figure 13-1: Changed signal names to reflect accurate drive levels and measurement points for those sig-

nals.

Appendix D: Added this appendix to explain the restrictions on the CLKIN signal of the 82380 Timer Unit.

1




# 82370 INTEGRATED SYSTEM PERIPHERAL

- **High Performance 32-Bit DMA** Controller for 16-Bit Bus
  - 16 MBytes/Sec Maximum Data Transfer Rate at 16 MHz
  - 8 Independently Programmable Channels
- **20-Source Interrupt Controller** 
  - Individually Programmable Interrupt **Vectors**
  - 15 External, 5 Internal Interrupts
  - 82C59A Superset
- **■** Four 16-Bit Programmable Interval **Timers** 
  - 82C54 Compatible
- Software Compatible to 82380

- **Programmable Wait State Generator** -0 to 15 Wait States Pipelined - 1 to 16 Wait States Non-Pipelined
- DRAM Refresh Controller
- 80376 Shutdown Detect and Reset Control
  - Software/Hardware Reset
- High Speed CHMOS III Technology
- 100-Pin Plastic Quad Flat-Pack Package and 132-Pin Pin Grid Array Package (See Packaging Handbook Order #240800-001, Package Type NG or Package Type A)
- Optimized for Use with the 80376 Microprocessor
  - Resides on Local Bus for Maximum **Bus Bandwidth**
  - 16 MHz Clock

The 82370 is a multi-function support peripheral that integrates system functions necessary in an 80376 environment. It has eight channels of high performance 32-bit DMA (32-bit internal, 16-bit external) with the most efficient transfer rates possible on the 80376 bus. System support peripherals integrated into the 82370 provide Interrupt Control, Timers, Wait State generation, DRAM Refresh Control, and System Reset logic.

The 82370's DMA Controller can transfer data between devices of different data path widths using a single channel. Each DMA channel operates independently in any of several modes. Each channel has a temporary data storage register for handling non-aligned data without the need for external alignment logic.



**Internal Block Diagram** 

290164-1

## I able of Collello

CONTENTS (baumino) relimined A	
Pin Descriptions	1-606
1.0 Functional Overview  1.1 82370 Architecture  1.1.1 DMA (Direct Memory Access) Controller  1.1.2 Programmable Interval Timers  1.1.3 Interrupt Controller  1.1.4 Wait State Generator  1.1.5 DRAM (Dynamic RAM) Refresh Controller  1.1.6 CPU Reset Function  1.1.7 Register Map Relocation  1.2 Host Interface	1-611 1-613 1-614 1-615 1-616 1-616 1-617
2.0 80376 Host Interface  2.1 Master and Slave Modes  2.2 80376 Interface Signals  2.2.1 Clock (CLK2)  2.2.2 Data Bus (D <sub>0</sub> -D <sub>15</sub> )  2.2.3 Address Bus (A <sub>23</sub> -A <sub>1</sub> )  2.2.4 Byte Enable (BHE#, BLE#)  2.2.5 Bus Cycle Definition Signals (D/C#, W/R#, M/IO#)  2.2.6 Address Status (ADS#)  2.2.7 Transfer Acknowledge (READY#)  2.2.8 Next Address Request (NA#)  2.2.9 Reset (RESET, CPURST)  2.2.10 Interrupt Out (INT)  2.3 82370 Bus Timing  2.3.1 Address Pipelining  2.3.2 Master Mode Bus Timing  2.3.3 Slave Mode Bus Timing	1-618 1-619 1-619 1-619 1-619 1-620 1-620 1-620 1-622 1-622 1-622
3.0 DMA Controller  3.1 Functional Description  3.2 Interface Signals  3.2.1 DREQn and EDACK (0-2)  3.2.2 HOLD and HLDA  3.2.3 EOP#  3.3 Modes of Operation  3.3.1 Target/Requester Definition  3.3.2 Buffer Transfer Processes	1-625 1-627 1-628 1-629 1-629 1-629

1



CONTENTS sinemo to side?	PAGE
3.0 DMA Controller (Continued)	
3.3.3 Data Transfer Modes	1-630
3.3.4 Channel Priority Arbitration	1-634
3.3.5 Combining Priority Modes	
3.3.6 Bus Operation	
3.3.6.1 Fly-By Transfers	
3.3.6.2 Two-Cycle Transfers	
3.3.6.3 Data Path Width and Data Transfer Rate Considerations	
3.3.6.4 Read, Write, and Verify Cycles	1-638
3.4 Bus Arbitration and Handshaking	
3.4.1 Synchronous and Asynchronous Sampling of DREQn and EOP#	
3.4.2 Arbitration of Cascaded Master Requests	
3.4.3 Arbitration of Refresh Requests	
3.5 DMA Controller Register Overview	
3.5.1 Control/Status Registers	
3.5.2 Channel Registers	
3.5.3 Temporary Registers	
3.6 DMA Controller Programming	
3.6.1 Buffer Processes	
3.6.1.1 Single Buffer Process	1-647
3.6.1.2 Buffer Auto-Initialize Process	
3.6.1.3 Buffer Chaining Process	1-648
3.6.2 Data Transfer Modes	1-648
3.6.3 Cascaded Bus Masters	1-648
3.6.4 Software Commands	1-648
3.7 Register Definitions	1-648
3.8 8237A Compatibility	1-655
4.0 Programmable Interrupt Controller (PIC)	A 185 4 off
4.1 Functional Description	1-655
4.1.1 Internal Block Diagram	
지지 않는 사람들은 사람들이 되었다면 하는 사람들이 되었다면 하루트를 되었다면 하는 사람들이 되었다면 하는 것이 되었다면 하는 것이 되었다면 하는 것이 없었다면 하는 것이 없다면 없다.	
4.1.2 Interrupt Controller Banks	
4.2 Interface Signals	
4.2.1 Interrupt Output (INT)	
4.2.2 Interrupt Output (INT)  4.3 Bus Functional Description	
4.4 Modes of Operation	
4.4.1 End-of-Interrupt 4.4.2 Interrupt Priorities	
4.4.2.1 Fully Nested Mode	
4.4.2.1 Fully Nested Mode  4.4.2.2 Automatic Rotation—Equal Priority Devices	
4.4.2.3 Specific Rotation—Specific Priority	
4.4.2.6 Specific Protation—Specific Priority  4.4.2.4 Interrupt Priority Mode Summary	



CONTENTS	PAGE
4.0 Programmable Interrupt Controller (Continued)	
4.4.3 Interrupt Masking	
4.4.4 Edge or Level Interrupt Triggering	1-663
4.4.5 Interrupt Cascading	
4.4.5.1 Special Fully Nested Mode	
4.4.6 Reading Interrupt Status	1-664
4.4.6.1 Poll Command	
4.4.6.2 Reading Interrupt Registers	1-664
4.5 Register Set Overview	1-664
4.5.1 Initialization Command Words (ICW)	
4.5.2 Operation Control Words (OCW)	
4.5.3 Poll/Interrupt Request/In-Service Status Register	
4.5.4 Interrupt Mask Register (IMR)	
4.5.5 Vector Register (VR)	
4.6 Programming	
4.6.1 Initialization (ICW)	
4.6.2 Vector Registers (VR)	1-668
4.6.3 Operation Control Words (OCW)	1-669
4.6.3.1 Read Status and Poll Commands (OCW3)	
4.7 Register Bit Definition	
4.8 Register Operational Summary	
5.0 Programmable Interval Timer	PRAM Refresh Control
5.1 Functional Description	
5.1.1 Internal Architecture	
5.2 Interface Signals	
5.2.1 CLKIN	
5.2.2 TOUT1, TOUT2#, TOUT3#	
5.2.3 GATE	
5.3 Modes of Operation	verviewo led telalgeri di 676
5.3.2 Mode 1—GATE Retriggerable One-Shot	
5.3.3 Mode 2—Rate Generator	
5.3.4 Mode 3—Square Wave Generator	
5.3.5 Mode 4—Initial Count Triggered Strobe	
5.3.6 Mode 5—GATE Retriggerable Strobe	
5.3.7 Operation Common to All Modes	
5.3.7.1 GATE	
5.3.7.2 Counter	
5.4 Register Set Overview	
5.4.1 Counter 0, 1, 2, 3 Registers	
5.4.2 Control Word Register I & II	
or the Control Word Hogiston Facility	



CONTENTS	PAGE
5.0 Programmable Interval Timer (Continued) 5.5 Programming	A D Programmy bie Internal
5.5.1 Initialization	
5.5.2 Read Operation	
5.6 Register Bit Definitions	
6.0 Wait State Generator	
6.1 Functional Description	
6.2 Interface Signals	
6.2.1 READY#	1-689
6.2.2 READYO#	
6.2.3 WSC (0-1)	
6.3 Bus Function	
6.3.1 Wait States in Non-Pipelined Cycle	
6.3.2 Wait States in Pipelined Cycles	
6.3.3 Extending and Early Terminating Bus Cycle	
6.5 Programming	
6.6 Register Bit Definition	
6.7 Application Issues	
6.7.1 External 'READY' Control Logic	
7.0 DRAM Refresh Controller	
7.1 Functional Description	
7.2 Interface Signals	
7.2.1 TOUT1/REF#	
7.3 Bus Function	
7.3.1 Arbitration	
7.4 Modes of Operation	
7.4.1 Word Size and Refresh Address Counter	
7.5 Register Set Overview	
7.6 Programming	
7.7 Register Bit Definition	1-69/
8.0 Relocation Register, Address Decode and Chip-Select (CHPSE	
8.1 Relocation Register	
8.1.1 I/O-Mapped 82370	
8.1.2 Memory-Mapped 82370	
8.2 Address Decoding	
8.3 Chip-Select (CHPSEL#)	1-698

OCIVICIATIO		FAGE
9.0 CPU Reset and Shutdown Detect 9.1 Hardware Reset 9.2 Software Reset 9.3 Shutdown Detect	(4) 160 (18 (8) (8) (8) (19) (19) (19) (19) (19) (19) (19) (19	1-699
10.0 Internal Control and Diagnostic Ports  10.1 Internal Control Port  10.2 Diagnostic Ports		1-700
11.0 Internal Reserved I/O Ports	OAI	1-700
12.0 Package Thermal Specifications		
13.0 Electrical Specifications		1-702
Appendix A—Ports Listed by Address		1-710
Appendix B—Ports Listed by Function		
Appendix C—System Notes		1-718



# **Pin Descriptions**

The 82370 provides all of the signals necessary to interface an 80376 host processor. It has a separate 24-bit address and 16-bit data bus. It also has a set of control signals to support operation as a bus master or a bus slave. Several special function signals

exist on the 82370 for interfacing the system support peripherals to their respective system counterparts. Following are the definitions of the individual pins of the 82370. These brief descriptions are provided as a reference. Each signal is further defined within the sections which describe the associated 82370 function.

Symbol	Туре	Name and Function Data (Chino Distriction)	
A <sub>1</sub> -A <sub>23</sub>	1/0	ADDRESS BUS: Outputs physical memory or port I/O addresses. See Address Bus (2.2.3) for additional information.	
BHE# BLE#	1/0	<b>BYTE ENABLES:</b> Indicate which data bytes of the data bus take part in a bus cycle. See <b>Byte Enable</b> (2.2.4) for additional information.	
D <sub>0</sub> -D <sub>15</sub>	1/0	<b>DATA BUS:</b> This is the 16-bit data bus. These pins are active outputs during interrupt acknowledges, during Slave accesses, and when the 82370 is in the Master Mode.	
CLK2	1	PROCESSOR CLOCK: This pin must be connected to the processor's clock, CLK2. The 82370 monitors the phase of this clock in order to remain synchronized with the CPU. This clock drives all of the internal synchronous circuitry.	
D/C#	1/0	<b>DATA/CONTROL:</b> D/C# is used to distinguish between CPU control cycles and DMA or CPU data access cycles. It is active as an output only in the Master Mode.	
W/R#	1/0	<b>WRITE/READ:</b> W/R# is used to distinguish between write and read cycles active as an output only in the Master Mode.	
M/IO#	1/0	MEMORY/IO: M/IO# is used to distinguish between memory and IO accesses. It is active as an output only in the Master Mode.	
ADS#	1/0	ADDRESS STATUS: This signal indicates presence of a valid address on the address bus. It is active as output only in the Master Mode. ADS # is active during the first T-state where addresses and control signals are valid.	
NA#	1	NEXT ADDRESS: Asserted by a peripheral or memory to begin a pipelined address cycle. This pin is monitored only while the 82370 is in the Master Mode. In the Slave Mode, pipelining is determined by the current and past status of the ADS# and READY# signals.	
HOLD	0	<b>HOLD REQUEST:</b> This is an active-high signal to the Bus Master to request control of the system bus. When control is granted, the Bus Master activates the hold acknowledge signal (HLDA).	
HLDA	1	HOLD ACKNOWLEDGE: This input signal tells the DMA controller that the Bus Master has relinquished control of the system bus to the DMA controller.	



# Pin Descriptions (Continued)

Symbol	Туре	Name and Function		
DREQ (0-3, 5-7)	e (FOU) Supplied (L) (FOU) (FOU)	<b>DMA REQUEST:</b> The DMA Request inputs monitor requests from peripherals requiring DMA service. Each of the eight DMA channels has one DREQ input. These active-high inputs are internally synchronized and prioritized. Upon request, channel 0 has the highest priority and channel 7 the lowest.		
DREQ4/IRQ9#		DMA/INTERRUPT REQUEST: This is the DMA request input for channel 4. It is also connected to the interrupt controller via interrupt request 9. This internal connection is available for DMA channel 4 only. The interrupt input is active low and can be programmed as either edge or level triggered. Either function can be masked by the appropriate mask register. Priorities of the DMA channel and the interrupt request are not related but follow the rules of the individual controllers.		
	n which wait stat of the se the Siar ( directly	Note that this pin has a weak internal pull-up. This causes the interrupt request to be inactive, but the DMA request will be active if there is no external connection made. Most applications will require that either one or the other of these functions be used, but not both. For this reason, it is advised that DMA channel 4 be used for transfers where a software request is more appropriate (such as memory-to-memory transfers). In such an application, DREQ4 can be masked by software, freeing IRQ9# for other purposes.		
EOP#	1/0	END OF PROCESS: As an output, this signal indicates that the current Requester access is the last access of the currently operating DMA channel. It is activated when Terminal Count is reached. As an input, it signals the DMA channel to terminate the current buffer and proceed to the next buffer, if one is available. This signal may be programmed as an asynchronous or synchronous input.		
	TESS en	EOP# must be connected to a pull-up resistor. This will prevent erroneous external requests for termination of a DMA process.		
EDACK (0-2) O		ENCODED DMA ACKNOWLEDGE: These signals contain the encoded acknowledgment of a request for DMA service by a peripheral. The binary code formed by the three signals indicates which channel is active. Channel does not have a DMA acknowledge. The inactive state is indicated by the code 100. During a Requester access, EDACK presents the code for the active DMA channel. During a Target access, EDACK presents the inactive code 100.		
IRQ (11-23)#	1	INTERRUPT REQUEST: These are active low interrupt request inputs. The inputs can be programmed to be edge or level sensitive. Interrupt priorities are programmable as either fixed or rotating. These inputs have weak internal pull-up resistors. Unused interrupt request inputs should be tied inactive externally.		
INT	0	INTERRUPT OUT: INT signals that an interrupt request is pending.		
CLKIN	Las	<b>TIMER CLOCK INPUT:</b> This is the clock input signal to all of the 82370's programmable timers. It is independent of the system clock input (CLK2).		
TOUT1/REF#	0	TIMER 1 OUTPUT/REFRESH: This pin is software programmable as either the direct output of Timer 1, or as the indicator of a refresh cycle in progress. As REF#, this signal is active during the memory read cycle which occurs during refresh.		




# Pin Descriptions (Continued)

Symbol	Туре	Name and Function
TOUT2#/IRQ3#	1/0	<b>TIMER 2 OUTPUT/INTERRUPT REQUEST:</b> This is the inverted output of Timer 2. It is also connected directly to interrupt request 3. External hardware can use IRQ3# if Timer 2 is programmed as OUT = 0 (TOUT2# = 1).
TOUT3#	0	TIMER 3 OUTPUT: This is the inverted output of Timer 3.
READY#	oen fami oen tam et vano	<b>READY INPUT:</b> This active-low input indicates to the 82370 that the current bus cycle is complete. READY is sampled by the 82370 both while it is in the Master Mode, and while it is in the Slave Mode.
WSC (0-1)	aslegs and bea	WAIT STATE CONTROL: WSC0 and WSC1 are inputs used by the Wait-State Generator to determine the number of wait states required by the currently accessed memory or I/O. The binary code on these pins, combined with the M/IO# signal, selects an internal register in which a wait-state count is stored. The combination WSC=11 disables the wait-state generator.
READYO#	0	READY OUTPUT: This is the synchronized output of the wait-state generator. It is also valid during CPU accesses to the 82370 in the Slave Mode when the 82370 requires wait states. READYO# should feed directly the processor's READY# input.
RESET  Internation AMC pro- AMC on slange in and succession and succession and succession.	ten their years of the second	RESET: This synchronous input serves to initialize the state of the 82370 and provides basis for the CPURST output. RESET must be held active for at leas 15 CLK2 cycles in order to guarantee the state of the 82370. After Reset, the 82370 is in the Slave Mode with all outputs except timers and interrupts in their inactive states. The state of the timers and interrupt controller must be initialized through software. This input must be active for the entire time required by the host processor to guarantee proper reset.
CHPSEL#	0	CHIP SELECT: This pin is driven active whenever the 82370 is addressed in a slave bus read or write cycle. It is also active during interrupt acknowledge cycles when the 82370 is driving the Data Bus. It can be used to control the local bus transceivers to prevent contention with the system bus.
CPURST	0	CPU RESET: CPURST provides a synchronized reset signal for the CPU. It is activated in the event of a software reset command, a processor shut-down detect, or a hardware reset via the RESET pin. The 82370 holds CPURST active for 62 clocks in response to either a software reset command or a shut-down detection. Otherwise CPURST reflects the RESET input.
Vcc	per l'qu'	POWER: +5V input power.
V <sub>SS</sub>	i stunct	Ground Reference.

**Table 1. Wait-State Select Inputs** 

Port	Wait-State	Select Inputs		
Address	D7 D4	D3 D0	WSC1	WSCO
72H	72H MEMORY 0		0	0
73H	MEMORY 1	1/01	0	1
74H	MEMORY 2	1/02	1	0
	DISA	1	1	
M/IO#	1	0		






100 Pin Quad Flat-Pack Pin Out (Top View)

	A Row	В	Row	ATSM	CRow	(30)	D Row
Pin	Label	Pin	Label	Pin	Label	Pin O	Label
1=101	CPURST	26	Vcc	51	A <sub>11</sub>	76	DREQ5
2	INT O	27	D <sub>11</sub>	52	A <sub>10</sub>	77	DREQ4/IRQ9#
3	Vcc	28	D <sub>4</sub>	53	A <sub>9</sub>	78	DREQ3
3	V <sub>SS</sub>	29	D <sub>12</sub>	54	A <sub>8</sub>	79	DREQ2
5	TOUT2#/IRQ3#	30	D <sub>5</sub>	55	A <sub>7</sub>	80	DREQ1
6	TOUT3#	31	D <sub>13</sub>	56	A <sub>6</sub>	81	DREQ0
7	D/C#	32	D <sub>6</sub>	57	A <sub>5</sub>	82	IRQ23#
8	Vcc	33	Vss	58	Vcc	83	IRQ22#
8	W/R#	34	D <sub>14</sub>	59	A <sub>4</sub>	84	IRQ21#
10	M/IO#	35	D <sub>7</sub>	60	A <sub>3</sub>	85	IRQ20#
11	HOLD	36	D <sub>15</sub>	61	A <sub>2</sub>	86	IRQ19#
12	TOUT1/REF#	37	A23	62	A <sub>1</sub>	87	IRQ18#
13	CLK2	38	A22	63	Vss	88	IRQ17#
14	V <sub>SS</sub>	39	A <sub>21</sub>	64	BLE#	89	IRQ16#
15	READYO#	40	A <sub>20</sub>	65	BHE#	90	IRQ15#
16	EOP#	41	A <sub>19</sub>	66	Vss	91	IRQ14#
17	CHPSEL#	42	A <sub>18</sub>	67	ADS#	92	IRQ13#
18	Vcc	43	Vcc	68	Vcc	93	IRQ12#
19	D <sub>0</sub>	44	A <sub>17</sub>	69	EDACK2	94	IRQ11#
20	D <sub>8</sub>	45	A <sub>16</sub>	70	EDACK1	95	CLKIN
21	D <sub>1</sub>	46	A <sub>15</sub>	71	EDACK0	96	WSC0
22	D <sub>9</sub>	47	A <sub>14</sub>	72	HLDA	97	WSC1
23	D <sub>2</sub>	48	Vss	73	DREQ7	98	RESET
24	D <sub>10</sub>	49	A <sub>13</sub>	74	DREQ6	99	READY#
25	D <sub>3</sub>	50	A <sub>12</sub>	75	NA#	100	V <sub>SS</sub>





82370 PGA Pinout

7 "1"	Laber	act than	an one a Labor	8 ST 540	DDEOG	4.0	
G14	CLK2	D14	D <sub>11</sub>	L1	DREQ0	A2	Vcc
N12	RESET	F12	010	P6	IRQ23#	P2	Vcc
M12	CPURST	G13	D <sub>9</sub>	N6	IRQ22#	A4	Vcc
C5	A <sub>23</sub>	K14	D <sub>8</sub>	M7	IRQ21#	A12	Vcc
B4	A <sub>22</sub>	A9	D <sub>7</sub>	N7	IRQ20#	P12	Vcc
B3	A <sub>21</sub>	B10	D <sub>6</sub>	P7	IRQ19#	A14	Vcc
C4	A <sub>20</sub>	B11	D <sub>5</sub>	P8	IRQ18#	C14	Vcc
B2	A <sub>19</sub>	C13	D <sub>4</sub>	M8	IRQ17#	M14	Vcc
C3	A <sub>18</sub>	E12	D <sub>3</sub>	N8	IRQ16#	P14	Vcc
C2	A <sub>17</sub>	F13	D <sub>2</sub>	P9	IRQ15#	A5	NC
D3	A <sub>16</sub>	H14	D <sub>1</sub>	N9	IRQ14#	B5	NC
D2	A <sub>15</sub>	J14	D <sub>0</sub>	M9	IRQ13#	A6	NC
E3	A <sub>14</sub>	P11	W/R#	N10	IRQ12#	B6	NC
E2	A <sub>13</sub>	L13	M/IO#	P10	IRQ11#	C6	NC
E1	A <sub>12</sub>	K2	ADS#	M5	WSC0	A7	NC
F3	A <sub>11</sub>	M10	D/C#	M6	WSC1	B7	NC
F2	A <sub>10</sub>	N4	NA#	M13	TOUT3#	C7	NC
F1	Ag	M11	READY#	N13	TOUT2#/IRQ3#	A8	NC
G1	A <sub>8</sub>	H12	READYO#	K13	TOUT1/REF#	B8	NC
G2	A <sub>7</sub>	J12	HOLD	N11	CLKIN	B9	NC
G3	A <sub>6</sub>	МЗ	HLDA	A1	Vss	C9	NC
H1	A <sub>5</sub>	M2	INT	C1	Vss	A11	NC
H2	A <sub>4</sub>	L12	EOP#	N1	V <sub>SS</sub>	B12	NC
J1	A <sub>3</sub>	L2	EDACK2	N2	V <sub>SS</sub>	C11	NC
НЗ	A <sub>2</sub>	M1	EDACK1	A3	Vss	D12	NC
J2	A <sub>1</sub>	L3	EDACK0	A13	Vss	G12	NC
J3	BLE#	N3	DREQ7	P13	V <sub>SS</sub>	B13	NC
K1	BHE#	M4	DREQ6	B14	Vss	D13	NC
K12	CHPSEL#	P3	DREQ5	L14	V <sub>SS</sub>	E13	NC
C8	D <sub>15</sub>	КЗ	DREQ4/IRQ9#	N14	V <sub>SS</sub>	H13	NC
A10	D <sub>14</sub>	P4	DREQ3	B1	Vcc	J13	NC
C10	D <sub>13</sub>	N5	DREQ2	D1	Vcc	E14	NC
C12	D <sub>12</sub>	P5	DREQ1	P1	Vcc	F14	NC

## 1.0 FUNCTIONAL OVERVIEW

The 82370 contains several independent functional modules. The following is a brief discussion of the components and features of the 82370. Each module has a corresponding detailed section later in this data sheet. Those sections should be referred to for design and programming information.

## 1.1 82370 Architecture

The 82370 is comprised of several computer system functions that are normally found in separate LSI and VLSI components. These include: a high-performance, eight-channel, 32-bit Direct Memory Access Controller; a 20-level Programmable Interrupt

Controller which is a superset of the 82C59A; four 16-bit Programmable Interval Timers which are functionally equivalent to the 82C54 timers; a DRAM Refresh Controller; a Programmable Wait State Generator; and system reset logic. The interface to the 82370 is optimized for high-performance operation with the 80376 microprocessor.

The 82370 operates directly on the 80376 bus. In the Slave Mode, it monitors the state of the processor at all times and acts or idles according to the commands of the host. It monitors the address pipeline status and generates the programmed number of wait states for the device being accessed. The 82370 also has logic to the reset of the 80376 via hardware or software reset requests and processor shutdown status.



After a system reset, the 82370 is in the Slave Mode. It appears to the system as an I/O device. It becomes a bus master when it is performing DMA transfers.

To maintain compatibility with existing software, the registers within the 82370 are accessed as bytes. If the internal logic of the 82370 requires a delay before another access by the processor, wait states

are automatically inserted into the access cycle. This allows the programmer to write initialization routines, etc. without regard to hardware recovery times.

Figure 1-1 shows the basic architectural components of the 82370. The following sections briefly discuss the architecture and function of each of the distinct sections of the 82370.




Figure 1-1. Architecture of the 82370



#### 1.1.1 DMA CONTROLLER

The 82370 contains a high-performance, 8-channel DMA Controller. It provides a 32-bit internal data path. Through its 16-bit external physical data bus, it is capable of transferring data in any combination of bytes, words and double-words. The addresses of both source and destination can be independently incremented, decremented or held constant, and cover the entire 16-bit physical address space of the 80376. It can disassemble and assemble nonaligned data via a 32-bit internal temporary data storage register. Data transferred between devices of different data path widths can also be assembled and disassembled using the internal temporary data storage register. The DMA Controller can also transfer aligned data between I/O and memory on the fly, allowing data transfer rates up to 16 megabytes per second for an 82370 operating at 16 MHz. Figure 1-2 illustrates the functional components of the DMA Controller.

There are twenty-four general status and command registers in the 82370 DMA Controller. Through these registers any of the channels may be programmed into any of the possible modes. The operating modes of any one channel are independent of the operation of the other channels.

Each channel has three programmable registers which determine the location and amount of data to be transferred:

Byte Count Register—Number of bytes to transfer. (24-bits)

Requester Register — Byte Address of memory or peripheral which is requesting DMA service. (24-bits)

Target Register — Byte Address of peripheral or memory which will be accessed. (24-bits)

There are also port addresses which, when accessed, cause the 82370 to perform specific functions. The actual data written doesn't matter, the act of writing to the specific address causes the command to be executed. The commands which operate in this mode are: Master Clear, Clear Terminal Count Interrupt Request, Clear Mask Register, and Clear Byte Pointer Flip-Flop.

DMA transfers can be done between all combinations of memory and I/O; memory-to-memory, memory-to-I/O, I/O-to-memory, and I/O-to-I/O. DMA service can be requested through software and/or hardware. Hardware DMA acknowledge signals are available for all channels (except channel 4) through an encoded 3-bit DMA acknowledge bus (EDACK0-2).




Figure 1-2. 82370 DMA Controller



The 82370 DMA Controller transfers blocks of data (buffers) in three modes: Single Buffer, Buffer Auto-Initialize, and Buffer Chaining. In the Single Buffer Process, the 82370 DMA Controller is programmed to transfer one particular block of data. Successive transfers then require reprogramming of the DMA channel. Single Buffer transfers are useful in systems where it is known at the time the transfer begins what quantity of data is to be transferred, and there is a contiguous block of data area available.

The Buffer Auto-Initialize Process allows the same data area to be used for successive DMA transfers without having to reprogram the channel.

The Buffer Chaining Process allows a program to specify a list of buffer transfers to be executed. The 82370 DMA Controller, through interrupt routines, is reprogrammed from the list. The channel is reprogrammed for a new buffer before the current buffer transfer is complete. This pipelining of the channel programming process allows the system to allocate non-contiguous blocks of data storage space, and transfer all of the data with one DMA process. The buffers that make up the chain do not have to be in contiguous locations.

Channel priority can be fixed or rotating. Fixed priority allows the programmer to define the priority of DMA channels based on hardware or other fixed pa-

rameters. Rotating priority is used to provide peripherals access to the bus on a shared basis.

With fixed priority, the programmer can set any channel to have the current lowest priority. This allows the user to reset or manually rotate the priority schedule without reprogramming the command registers.

#### 1.1.2 PROGRAMMABLE INTERVAL TIMERS

Four 16-bit programmable interval timers reside within the 82370. These timers are identical in function to the timers in the 82C54 Programmable Interval Timer. All four of the timers share a common clock input which can be independent of the system clock. The timers are capable of operating in six different modes. In all of the modes, the current count can be latched and read by the 80376 at any time, making these very versatile event timers. Figure 1-3 shows the functional components of the Programmable Interval Timers.

The outputs of the timers are directed to key system functions, making system design simpler. Timer 0 is routed directly to an interrupt input and is not available externally. This timer would typically be used to generate time-keeping interrupts.




Figure 1-3. Programmable Interval Timers—Block Diagram



Timers 1 and 2 have outputs which are available for general timer/counter purposes as well as special functions. Timer 1 is routed to the refresh control logic to provide refresh timing. Timer 2 is connected to an interrupt request input to provide other timer functions. Timer 3 is a general purpose timer/counter whose output is available to external hardware. It is also connected internally to the interrupt request which defaults to the highest priority (IRQ0).

## 1.1.3 INTERRUPT CONTROLLER

The 82370 has the equivalent of three enhanced 82C59A Programmable Interrupt Controllers. These controllers can all be operated in the Master Mode, but the priority is always as if they were cascaded. There are 15 interrupt request inputs provided for the user, all of which can be inputs from external slave interrupt controllers. Cascading 82C59As to these request inputs allows a possible total of 120 external interrupt requests. Figure 1-4 is a block diagram of the 82370 Interrupt Controller.

Each of the interrupt request inputs can be individually programmed with its own interrupt vector, allowing more flexibility in interrupt vector mapping than

was available with the 82C59A. An interrupt is provided to alert the system that an attempt is being made to program the vectors in the method of the 82C59A. This provides compatibility of existing software that used the 82C59A or 8259A with new designs using the 82370.

In the event of an unrequested or otherwise erroneous interrupt acknowledge cycle, the 82370 Interrupt Controller issues a default vector. This vector, programmed by the system software, will alert the system of unsolicited interrupts of the 80376.

The functions of the 82370 Interrupt Controller are identical to the 82C59A, except in regards to programming the interrupt vectors as mentioned above. Interrupt request inputs are programmable as either edge or level triggered and are software maskable. Priority can be either fixed or rotating and interrupt requests can be nested.

Enhancements are added to the 82370 for cascading external interrupt controllers. Master to Slave handshaking takes place on the data bus, instead of dedicated cascade lines.




Figure 1-4. 82370 Interrupt Controller—Block Diagram



#### 1.1.4 WAIT STATE GENERATOR

The Wait State Generator is a programmable READY generation circuit for the 80376 bus. A peripheral requiring wait states can request the Wait State Generator to hold the processor's READY input inactive for a predetermined number of bus states. Six different wait state counts can be programmed into the Wait State Generator by software; three for memory accesses and three for I/O accesses. A block diagram of the 82370 Wait State Generator is shown in Figure 1-5.

The peripheral being accessed selects the required wait state count by placing a code on a 2-bit wait state select bus. This code along with the M/IO# signal from the bus master is used to select one of six internal 4-bit wait state registers which has been programmed with the desired number of wait states. From zero to fifteen wait states can be programmed into the wait state registers. The Wait State generator tracks the state of the processor or current bus master at all times, regardless of which device is the current bus master and regardless of whether or not the wait state generator is currently active.

The 82370 Wait State Generator is disabled by making the select inputs both high. This allows hardware which is intelligent enough to generate its own ready signal to be accessed without penalty. As previously mentioned, deselecting the Wait State Generator does not disable its ability to determine the proper number of wait states due to pipeline status in subsequent bus cycles.

The number of wait states inserted into a pipelined bus cycle is the value in the selected wait state register. If the bus master is operating in the non-pipelined mode, the Wait State Generator will increase the number of wait states inserted into the bus cycle by one.

On reset, the Wait State Generator's registers are loaded with the value FFH, giving the maximum number of wait states for any access in which the wait state select inputs are active.

#### 1.1.5 DRAM REFRESH CONTROLLER

The 82370 DRAM Refresh Controller consists of a 24-bit refresh address counter and bus arbitration logic. The output of Timer 1 is used to periodically request a refresh cycle. When the controller receives the request, it requests access to the system bus through the HOLD signal. When bus control is acknowledged by the processor or current bus master, the refresh controller executes a memory read operation at the address currently in the Refresh Address Register. At the same time, it activates a refresh signal (REF#) that the memory uses to force a refresh instead of a normal read. Control of the bus is transferred to the processor at the completion of this cycle. Typically a refresh cycle will take six clock cycles to execute on an 80376 bus.

The 82370 DRAM Refresh Controller has the highest priority when requesting bus access and will interrupt any active DMA process. This allows large blocks of data to be moved by the DMA controller without affecting the refresh function. Also the DMA controller is not required to completely relinquish the bus, the refresh controller simply steals a bus cycle between DMA accesses.

The amount by which the refresh address is incremented is programmable to allow for different bus widths and memory bank arrangements.

## 1.1.6 CPU RESET FUNCTION

The 82370 contains a special reset function which can respond to hardware reset signals as well as a




Figure 1-5. 82370 Wait State Generator—Block Diagram



software reset command. The circuit will hold the 80376's RESET line active while an external hardware reset signal is present at its RESET input. It can also reset the 80376 processor as the result of a software command. The software reset command causes the 82370 to hold the processor's RESET line active for a minimum of 62 clock cycles. The 80376 requires that its RESET line be held active for a minimum of 80 clock cycles to re-initialize. For a more detailed explanation and solution, see Appendix D (System Notes).

The 82370 can be programmed to sense the shutdown detect code on the status lines from the 80376. If the Shutdown Detect function is enabled, the 82370 will automatically reset the processor. A diagnostic register is available which can be used to determine the cause of reset.

#### 1.1.7 REGISTER MAP RELOCATION

After a hardware reset, the internal registers of the 82370 are located in I/O space beginning at port address 0000H. The map of the 82370's registers is relocatable via a software command. The default mapping places the 82370 between I/O addresses 0000H and 00DBH. The relocation register allows this map to be moved to any even 256-byte boundary in the processor's 16-bit I/O address space or any even 64 kbyte boundary in the 24-bit memory address space.

## 1.2 Host Interface

The 82370 is designed to operate efficiently on the local bus of an 80376 microprocessor. The control signals of the 82370 are identical in function to those of the 80376. As a slave, the 82370 operates with all of the features available on the 80376 bus. When the 82370 is in the Master Mode, it looks identical to an 80376 to the connected devices.

The 82370 monitors the bus at all times, and determines whether the current bus cycle is a pipelined or non-pipelined access. All of the status signals of the processor are monitored.

The control, status, and data registers within the 82370 are located at fixed addresses relative to each other, but the group can be relocated to either memory or I/O space and to different locations within those spaces.

As a Slave device, the 82370 monitors the control/ status lines of the CPU. The 82370 will generate all of the wait states it needs whenever it is accessed. This allows the programmer the freedom of accessing 82370 registers without having to insert NOPs in the program to wait for slower 82370 internal registers

The 82370 can determine if a current bus cycle is a pipelined or a non-pipelined cycle. It does this by monitoring the ADS#, NA# and READY# signals and thereby keeping track of the current state of the 80376.

As a bus master, the 82370 looks like an 80376 to the rest of the system. This enables the designer greater flexibility in systems which include the 82370. The designer does not have to alter the interfaces of any peripherals designed to operate with the 80376 to accommodate the 82370. The 82370 will access any peripherals on the bus in the same manner as the 80376, including recognizing pipelined bus cycles.

The 82370 is accessed as an 8-bit peripheral. The 80376 places the data of all 8-bit accesses either on D(0-7) or D(8-15). The 82370 will only accept data on these lines when in the Slave Mode. When in the Master Mode, the 82370 is a full 16-bit machine, sending and receiving data in the same manner as the 80376.

#### 2.0 80376 HOST INTERFACE

The 82370 contains a set of interface signals to operate efficiently with the 80376 host processor. These signals were designed so that minimal hardware is needed to connect the 82370 to the 80376. Figure 2-1 depicts a typical system configuration with the 80376 processor. As shown in the diagram, the 82370 is designed to interface directly with the 80376 bus.

Since the 82370 resides on the opposite side of the data bus transceivers with respect to the rest of the system peripherals, it is important to note that the transceivers should be controlled so that contention between the data bus transceivers and the 82370 will not occur. In order to ease the implementation of this, the 82370 activates the CHPSEL# signal which indicates that the 82370 has been addressed and may output data. This signal should be included in the direction and enable control logic of the transceiver. When any of the 82370 internal registers are read, the data bus transceivers should be disabled so that only the 82370 will drive the local bus.

This section describes the basic bus functions of the 82370 to show how this device interacts with the 80376 processor. Other signals which are not directly related to the host interface will be discussed in their associated functional block description.






Figure 2-1. 80376/82370 System Configuration

#### 2.1 Master and Slave Modes

At any time, the 82370 acts as either a Slave device or a Master device in the system. Upon reset, the 82370 will be in the Slave Mode. In this mode, the 80376 processor can read/write into the 82370 internal registers. Initialization information may be programmed into the 82370 during Slave Mode.

When DMA service (including DRAM Refresh Cycles generated by the 82370) is requested, the 82370 will request and subsequently get control of the 80376 local bus. This is done through the HOLD and HLDA (Hold Acknowledge) signals. When the 80376 proc-

essor responds by asserting the HLDA signal, the 82370 will switch into Master Mode and perform DMA transfers. In this mode, the 82370 is the bus master of the system. It can read/write data from/to memory and peripheral devices. The 82370 will return to the Slave Mode upon completion of DMA transfers, or when HLDA is negated.

## 2.2 80376 Interface Signals

As mentioned in the Architecture section, the Bus Interface module of the 82370 (see Figure 1-1) contains signals that are directly connected to the 80376 host processor. This module has separate

additional control signals to support different bus operations on the system. By residing on the 80376 local bus, the 82370 shares the same address, data and control lines with the processor. The following subsections discuss the signals which interface to the 80376 host processor.

#### 2.2.1 CLOCK (CLK2)

The CLK2 input provides fundamental timing for the 82370. It is divided by two internally to generate the 82370 internal clock. Therefore, CLK2 should be driven with twice the 80376's frequency. In order to maintain synchronization with the 80376 host processor, the 82370 and the 80376 should share a common clock source.

The internal clock consists of two phases: PHI1 and PHI2. Each CLK2 period is a phase of the internal clock. PHI2 is usually used to sample input and set up internal signals and PHI1 is for latching internal data. Figure 2-2 illustrates the relationship of CLK2 and the 82370 internal clock signals. The CPURST signal generated by the 82370 guarantees that the 80376 will wake up in phase with PHI1.

## 2.2.2 DATA BUS (D0-D15)

This 16-bit three-state bidirectional bus provides a general purpose data path between the 82370 and the system. These pins are tied directly to the corresponding Data Bus pins of the 80376 local bus. The Data Bus is also used for interrupt vectors generated by the 82370 in the Interrupt Acknowledge cycle.

During Slave I/O operations, the 82370 expects a single byte to be written or read. When the 80376 host processor writes into the 82370, either  $D_0-D_7$  or  $D_8-D_{15}$  will be latched into the 82370, depending

Table 2-1). When the 80376 host processor reads from the 82370, the single byte data will be duplicated twice on the Data Bus; i.e. on  $D_0-D_7$  and  $D_8-D_{15}$ .

During Master Mode, the 82370 can transfer 16-, and 8-bit data between memory (or I/O devices) and I/O devices (or memory) via the Data Bus.

## 2.2.3 ADDRESS BUS (A23-A1)

These three-state bidirectional signals are connected directly to the 80376 Address Bus. In the Slave Mode, they are used as input signals so that the processor can address the 82370 internal ports/registers. In the Master Mode, they are used as output signals by the 82370 to address memory and peripheral devices. The Address Bus is capable of addressing 16 Mbytes of physical memory space (000000H to FFFFFFH), and 64 Kbytes of I/O addresses.

#### 2.2.4 BYTE ENABLE (BHE#, BLE#)

The Byte Enable pins BHE# and BLE# select the specific byte(s) in the word addressed by  $A_1-A_{23}$ . During Master Mode operation, it is used as an output by the 82370 to address memory and I/O locations. The definition of BHE# and BLE# is further illustrated in Table 2-1.

#### NOTE:

The 82370 will activate BHE# when output in Master Mode. For a more detailed explanation and its solutions, see Appendix D (System Notes).




Figure 2-2. CLK2 and 82370 Internal Clock



As an output (Master Mode):

Table 2-1. Byte Enable Signals

BHE#	BLE#	Byte to be Accessed Relative to A <sub>23</sub> -A <sub>1</sub>	Logical Byte Presented on Data Bus During WRITE Only* D <sub>15</sub> -D <sub>8</sub> D <sub>7</sub> -D <sub>0</sub>	
0	0 0 0	0, 1	В	A
0	(ap) yaqaban ne	awded alsh flo-ti-ons	A	Α
1	0	0 (Not Used)	U	(S)4(S) (A) (D)

U = Undefined

#### \*NOTE:

Actual number of bytes accessed depends upon the programmed data path width.

Table 2-2. Bus Cycle Definition

M/IO#	D/C#	W/R#	As INPUTS	As OUTPUTS
be CO o salve	0	0 1000	Interrupt Acknowledge	NOT GENERATED
0	0	1 800	UNDEFINED	NOT GENERATED
0	1	0	I/O Read	I/O Read
0	1-	mausterve i	I/O Write	I/O Write
1	0	0	UNDEFINED	NOT GENERATED
off speta & B.J.	0	Byte Eteble pi	$HALT if A_1 = 1$	NOT GENERATED
	corbbs brow e	o no (a) siyd offic	SHUTDOWN if $A_1 = 0$	
used aspen out	zi ili, nigranago	0 3 0	Memory Read	Memory Read
sool of bus a	omen tanbha	of ages of the	Memory Write	Memory Write

# 2.2.5 BUS CYCLE DEFINITION SIGNALS (D/C#, W/R#, M/IO#)

These three-state bidirectional signals define the type of bus cycle being performed. W/R# distinguishes between write and read cycles. D/C# distinguishes between processor data and control cycles. M/IO# distinguishes between memory and I/O cycles.

During Slave Mode, these signals are driven by the 80376 host processor; during Master Mode, they are driven by the 82370. In either mode, these signals will be valid when the Address Status (ADS#) is driven LOW. Exact bus cycle definitions are given in Table 2-2. Note that some combinations are recognized as inputs, but not generated as outputs. In the Master Mode, D/C# is always HIGH.

#### 2.2.6 ADDRESS STATUS (ADS#)

This signal indicates that a valid address  $(A_1-A_{23},BHE\#,BLE\#)$  and bus cycle definition (W/R#,D/C#,M/IO#) is being driven on the bus. In the Master Mode, it is driven by the 82370 as an output. In the Slave Mode, this signal is monitored as

an input by the 82370. By the current and past status of ADS# and the READY# input, the 82370 is able to determine, during Slave Mode, if the next bus cycle is a pipelined address cycle. ADS# is asserted during T1 and T2P bus states (see Bus State Definition).

#### NOTE:

ADS# must be qualified with the rising edge of CLK2.

#### 2.2.7 TRANSFER ACKNOWLEDGE (READY#)

This input indicates that the current bus cycle is complete. In the Master Mode, assertion of this signal indicates the end of a DMA bus cycle. In the Slave Mode, the 82370 monitors this input and ADS# to detect a pipelined address cycle. This signal should be tied directly to the READY# input of the 80376 host processor.

#### 2.2.8 NEXT ADDRESS REQUEST (NA#)

This input is used to indicate to the 82370 in the Master Mode that the system is requesting address

 $A = Logical D_0 - D_7$ 

B = Logical D<sub>8</sub>-D<sub>15</sub>



pipelining. When driven LOW by either memory or peripheral devices during Master Mode, it indicates that the system is prepared to accept a new address and bus cycle definition signals from the 82370 before the end of the current bus cycle. If this input is active when sampled by the 82370, the next address is driven onto the bus, provided a bus request is already pending internally.

This input pin is monitored only in the Master Mode. In the Slave Mode, the 82370 uses the ADS# and READY# signals to determine address pipelining cycles, and NA# will be ignored.

## 2.2.9 RESET (RESET, CPURST)

#### RESET

This synchronous input suspends any operation in progress and places the 82370 in a known initial state. Upon reset, the 82370 will be in the Slave Mode waiting to be initialized by the 80376 host processor. The 82370 is reset by asserting RESET for 15 or more CLK2 periods. When RESET is asserted, all other input pins are ignored, and all other bus pins are driven to an idle bus state as shown in Table 2-3. The 82370 will determine the phase of its internal clock following RESET going inactive.

RESET is level-sensitive and must be synchronous to the CLK2 signal. The RESET setup and hold time requirements are shown in Figure 2-3.

Table 2-3. Output Signals Following RESET

Signal Signal	Level	
A <sub>1</sub> -A <sub>23</sub> , D <sub>0</sub> -D <sub>15</sub> , BHE#, BLE#	Float	
D/C#, W/R#, M/IO#, ADS#	Float	
READYO#	"I'mpie elift letoyo	
EOP# (ATM) resupe A. Mu	'1' (Weak Pull-UP)	
EDACK2-EDACK0	'100'	
HOLD	'0'	
INT	UNDEFINED*	
TOUT1/REF#, TOUT2#/IRQ3#, TOUT3#	UNDEFINED*	
CPURST	'0'	
CHPSEL#	"I" TO CITIZETIONS IN	

#### \*NOTE:

The Interrupt Controller and Programmable Interval Timer are initialized by software commands.

#### **CPURST**

This output signal is used to reset the 80376 host processor. It will go active (HIGH) whenever one of the following events occurs: a) 82370's RESET input is active; b) a software RESET command is issued to the 82370; or c) when the 82370 detects a processor Shutdown cycle and when this detection feature is enabled (see CPU Reset and Shutdown Detect). When activated, CPURST will be held active for 62 clocks. The timing of CPURST is such that the 80376 processor will be in synchronization with the 82370. This timing is shown in Figure 2-4.




Figure 2-3. RESET Timing




Figure 2-4. CPURST Timing



## 2.2.10 INTERRUPT OUT (INT)

This output pin is used to signal the 80376 host processor that one or more interrupt requests (either internal or external) are pending. The processor is expected to respond with an Interrupt Acknowledge cycle. This signal should be connected directly to the Maskable Interrupt Request (INTR) input of the 80376 host processor.

## 2.3 82370 Bus Timing

The 82370 internally divides the CLK2 signal by two to generate its internal clock. Figure 2-2 showed the relationship of CLK2 and the internal clock which consists of two phases: PHI1 and PHI2. Each CLK2 period is a phase of the internal clock.

In the 82370, whether it is in the Master or Slave Mode, the shortest time unit of bus activity is a bus state. A bus state, which is also referred as a 'T-state', is defined as one 82370 PHI2 clock period (i.e. two CLK2 periods). Recall in Table 2-2 various types of bus cycles in the 82370 are defined by the M/IO#, D/C# and W/R# signals. Each of these bus cycles is composed of two or more bus states. The length of a bus cycle depends on when the READY# input is asserted (i.e. driven LOW).

## 2.3.1 ADDRESS PIPELINING

The 82370 supports Address Pipelining as an option in both the Master and Slave Mode. This feature typically allows a memory or peripheral device to operate with one less wait state than would otherwise be required. This is possible because during a pipelined cycle, the address and bus cycle definition of the next cycle will be generated by the bus master while waiting for the end of the current cycle to be acknowledged. The pipelined bus is especially well suited for an interleaved memory environment. For 16 MHz interleaved memory designs with 100 ns access time DRAMs, zero wait state memory accesses can be achieved when pipelined addressing is selected.

In the Master Mode, the 82370 is capable of initiating, on a cycle-by-cycle basis, either a pipelined or non-pipelined access depending upon the state of the NA# input. If a pipelined cycle is requested (indicated by NA# being driven LOW), the 82370 will drive the address and bus cycle definition of the next cycle as soon as there is an internal bus request pending.

In the Slave Mode, the 82370 is constantly monitoring the ADS# and READY# signals on the processor local bus to determine if the current bus cycle is

a pipelined cycle. If a pipelined cycle is detected, the 82370 will request one less wait state from the processor if the Wait State Generator feature is selected. On the other hand, during an 82370 internal register access in a pipelined cycle, it will make use of the advance address and bus cycle information. In all cases, Address Pipelining will result in a savings of one wait state.

## 2.3.2 MASTER MODE BUS TIMING

When the 82370 is in the Master Mode, it will be in one of six bus states. Figure 2-5 shows the complete bus state diagram of the Master Mode, including pipelined address states. As seen in the figure, the 82370 state diagram is very similar to that of the 80376. The major difference is that in the 82370, there is no Hold state. Also, in the 82370, the conditions for some state transitions depend upon whether it is the end of a DMA process.

## NOTE:

The term 'end of a DMA process' is loosely defined here. It depends on the DMA modes of operation as well as the state of the EOP# and DREQ inputs. This is expained in detail in section 3—DMA Controller.

The 82370 will enter the idle state, Ti, upon RESET and whenever the internal address is not available at the end of a DMA cycle or at the end of a DMA process. When address pipelining is not used (NA# is not asserted), a new bus cycle always begins with state T1. During T1, address and bus cycle definition signals will be driven on the bus. T1 is always followed by T2.

If a bus cycle is not acknowledged (with READY#) during T2 and NA# is negated, T2 will be repeated. When the end of the bus cycle is acknowledged during T2, the following state will be T1 of the next bus cycle (if the internal address latch is loaded and if this is not the end of the DMA process). Otherwise, the Ti state will be entered. Therefore, if the memory or peripheral accessed is fast enough to respond within the first T2, the fastest non-pipelined cycle will take one T1 and one T2 state.

Use of the address pipelining feature allows the 82370 to enter three additional bus states: T1P, T2P and T2i. T1P is the first bus state of a pipelined bus cycle. T2P follows T1P (or T2) if NA# is asserted when sampled. The 82370 will drive the bus with the address and bus cycle definition signals of the next cycle during T2P. From the state diagram, it can be seen that after an idle state Ti, the first bus cycle must begin with T1, and is therefore a non-pipelined bus cycle. The next bus cycle can be pipelined if



NA# is asserted and the previous bus cycle ended in a T2P state. Once the 82370 is in a pipelined cycle and provided that NA# is asserted in subsequent cycles, the 82370 will be switching between T1P and T2P states. If the end of the current bus cycle is not acknowledged by the READY# input, the 82370 will extend the cycle by adding T2P states. The fastest pipelined cycle will consist of one T1P and one T2P state.

The 82370 will enter state T2i when NA# is asserted and when one of the following two conditions occurs. The first condition is when the 82370 is in state T2. T2i will be entered if READY# is not asserted and there is no next address available. This situation is similar to a wait state. The 82370 will stay in T2i for as long as this condition exists. The second condition which will cause the 82370 to enter T2i is when the 82370 is in state T1P. Before going to state T2P, the 82370 needs to wait in state T2i until the next address is available. Also, in both cases, if the DMA process is complete, the 82370 will enter the T2i state in order to finish the current DMA cycle.

Figure 2-6 is a timing diagram showing non-pipelined bus accesses in the Master Mode. Figure 2-7 shows the timing of pipelined accesses in the Master Mode.

#### 2.3.3 SLAVE MODE BUS TIMING

Figure 2-8 shows the Slave Mode bus timing in both pipelined and non-pipelined cycles when the 82370 is being accessed. Recall that during Slave Mode, the 82370 will constantly monitor the ADS# and READY# signals to determine if the next cycle is pipelined. In Figure 2-8, the first cycle is non-pipelined and the second cycle is pipelined. In the pipelined cycle, the 82370 will start decoding the address and bus cycle signals one bus state earlier than in a non-pipelined cycle.

The READY# input signal is sampled by the 80376 host processor to determine the completion of a bus cycle. This occurs during the end of every T2, T2i and T2P state. Normally, the output of the 82370 Wait State Generator, READYO#, is directly connected to the READY# input of the 80376 host processor and the 82370. In such case, READYO# and READY# will be identical (see Wait State Generator).




Figure 2-5. Master Mode State Diagram






Figure 2-6. Non-Pipelined Bus Cycles





Figure 2-7. Pipelined Bus Cycles





NOTE:

NA# is shown here only for timing reference. It is not sampled by the 82370 during Slave Mode.

When the 82370 registers are accessed, it will take one or more wait states in pipelined and two or more wait states in non-pipelined cycle to complete the internal access.

Figure 2-8. Slave Read/Write Timing

## 3.0 DMA CONTROLLER

The 82370 DMA Controller is capable of transferring data between any combination of memory and/or I/O, with any combination of data path widths. The 82370 DMA Controller can be programmed to accommodate 8- or 16-bit devices. With its 16-bit external data path, it can transfer data in units of byte or a word. Bus bandwidth is optimized through the use of an internal temporary register which can disassemble or assemble data to or from either an aligned or non-aligned destination or source. Figure 3-1 is a block diagram of the 82370 DMA Controller.

The 82370 has eight channels of DMA. Each channel operates independently of the others. Within the operation of the individual channels, there are many different modes of data transfer available. Many of the operating modes can be intermixed to provide a very versatile DMA controller.

## 3.1 Functional Description

In describing the operation of the 82370's DMA Controller, close attention to terminology is required. Be-






Figure 3-1. 82370 DMA Controller Block Diagram

fore entering the discussion of the function of the 82370 DMA Controller, the following explanations of some of the terminology used herein may be of benefit. First, a few terms for clarification:

DMA PROCESS—A DMA process is the execution of a programmed DMA task from beginning to end. Each DMA process requires intitial programming by the host 80376 microprocessor.

BUFFER-A contiguous block of data.

BUFFER TRANSFER—The action required by the DMA to transfer an entire buffer.

DATA TRANSFER—The DMA action in which a group of bytes or words are moved between devices by the DMA Controller. A data transfer operation may involve movement of one or many bytes.

BUS CYCLE—Access by the DMA to a single byte or word.

Each DMA channel consists of three major components. These components are identified by the contents of programmable registers which define the

memory or I/O devices being serviced by the DMA. They are the Target, the Requester, and the Byte Count. They will be defined generically here and in greater detail in the DMA register definition section.

The Requester is the device which requires service by the 82370 DMA Controller, and makes the request for service. All of the control signals which the DMA monitors or generates for specific channels are logically related to the Requester. Only the Requester is considered capable of initiating or terminating a DMA process.

The Target is the device with which the Requester wishes to communicate. As far as the DMA process is concerned, the Target is a slave which is incapable of control over the process.

The direction of data transfer can be either from Requester to Target or from Target to Requester; i.e. each can be either a source or a destination.

The Requester and Target may each be either I/O or memory. Each has an address associated with it that can be incremented, decremented, or held constant. The addresses are stored in the Requester



Address Registers and Target Address Registers, respectively. These registers have two parts: one which contains the current address being used in the DMA process (Current Address Register), and one which holds the programmed base address (Base Address Register). The contents of the Base Registers are never changed by the 82370 DMA Controller. The Current Registers are incremented or decremented according to the progress of the DMA process.

The Byte Count is the component of the DMA process which dictates the amount of data which must be transferred. Current and Base Byte Count Registers are provided. The Current Byte Count Register is decremented once for each byte transferred by the DMA process. When the register is decremented past zero, the Byte Count is considered 'expired' and the process is terminated or restarted, depending on the mode of operation of the channel. The point at which the Byte Count expires is called 'Terminal Count' and several status signals are dependent on this event.

Each channel of the 82370 DMA Controller also contains a 32-bit Temporary Register for use in assembling and disassembling non-aligned data. The operation of this register is transparent to the user, although the contents of it may affect the timing of some DMA handshake sequences. Since there is data storage available for each channel, the DMA Controller can be interrupted without loss of data.

To avoid unexpected results, care should be taken in programming the byte count correctly when assembing and disassembling non-aligned data. For example:

#### Words to Bytes:

Transferring two words to bytes, but setting the byte count to three, will result in three bytes transferred and the final byte flushed.

#### Bytes to Words:

Transferring six bytes to three words, but setting the byte count to five, will result in the sixth byte transferred being undefined.

The 82370 DMA Controller is a slave on the bus until a request for DMA service is received via either a software request command or a hardware request signal. The host processor may access any of the control/status or channel registers at any time the 82370 is a bus slave. Figure 3-2 shows the flow of operations that the DMA Controller performs.

At the time a DMA service request is received, the DMA Controller issues a bus hold request to the host processor. The 82370 becomes the bus master when the host relinquishes the bus by asserting a

hold acknowledge signal. The channel to be serviced will be the one with the highest priority at the time the DMA Controller becomes the bus master. The DMA Controller will remain in control of the bus until the hold acknowledge signal is removed, or until the current DMA transfer is complete.

While the 82370 DMA Controller has control of the bus, it will perform the required data transfer(s). The type of transfer, source and destination addresses, and amount of data to transfer are programmed in the control registers of the DMA channel which received the request for service.

At completion of the DMA process, the 82370 will remove the bus hold request. At this time the 82370 becomes a slave again, and the host returns to being a master. If there are other DMA channels with requests pending, the controller will again assert the hold request signal and restart the bus arbitration and switching process.




Figure 3-2. Flow of DMA Controller Operation

## 3.2 Interface Signals

There are fourteen control signals dedicated to the DMA process. They include eight DMA Channel Requests (DREQn), three Encoded DMA Acknowledge signals (EDACKn), Processor Hold and Hold Ac-






Figure 3-3. Requester, Target and DMA Controller Interconnection

knowledge (HOLD, HLDA), and End-of-Process (EOP#). The DREQn inputs and EDACK (0-2) outputs are handshake signals to the devices requiring DMA service. The HOLD output and HLDA input are handshake signals to the host processor. Figure 3-3 shows these signals and how they interconnect between the 82370 DMA Controller, and the Requester and Target devices.

#### 3.2.1 DREQn and EDACK (0-2)

These signals are the handshake signals between the peripheral and the 82370. When the peripheral requires DMA service, it asserts the DREQn signal of the channel which is programmed to perform the service. The 82370 arbitrates the DREQn against other pending requests and begins the DMA process after finishing other higher priority processes.

When the DMA service for the requested channel is in progress, the EDACK (0-2) signals represent the DMA channel which is accessing the Requester. The 3-bit code on the EDACK (0-2) lines indicates the number of the channel presently being serviced. Table 3-2 shows the encoding of these signals. Note that Channel 4 does not have a corresponding hardware acknowledge.

The DMA acknowledge (EDACK) signals indicate the active channel only during DMA accesses to the Requester. During accesses to the Target, EDACK (0-2) has the idle code (100). EDACK (0-2) can thus be used to select a Requester device during a transfer.

DREQn can be programmed as either an Asynchronous or Synchronous input. See section 3.4.1 for details on synchronous versus asynchronous operation of these pins.

Table 3-2. EDACK Encoding During a DMA Transfer

EDACK2	EDACK1	EDACK0	<b>Active Channel</b>
0	0	^	0
			and to 1 common
	The second secon		100 2 2
0	M8 1sone	upes forlad	funed A3 J ome
Minor Drill	0	0	Target Access
Sign to	0	budga nein	5 5
1	1	0	6
1	1	1	7

The EDACKn signals are always active. They either indicate 'no acknowledge' or they indicate a bus access to the requester. The acknowledge code is either 100, for an idle DMA or during a DMA access to the Target, or 'n' during a Requester access, where n is the binary value representing the channel. A simple 3-line to 8-line decoder can be used to provide discrete acknowledge signals for the peripherals

#### 3.2.2 HOLD AND HLDA

The Hold Request (HOLD) and Hold Acknowledge (HLDA) signals are the handshake signals between the DMA Controller and the host processor. HOLD is an output from the 82370 and HLDA is an input. HOLD is asserted by the DMA Controller when there is a pending DMA request, thus requesting the processor to give up control of the bus so the DMA process can take place. The 80376 responds by asserting HLDA when it is ready to relinquish control of the bus.

this reason, other devices on the bus should be in the slave mode when HLDA is active.

HOLD and HLDA should not be used to gate or select peripherals requesting DMA service. This is because of the use of DMA-like operations by the DRAM Refresh Controller. The Refresh Controller is arbitrated with the DMA Controller for control of the bus, and refresh cycles have the highest priority. A refresh cycle will take place between DMA cycles without relinquishing bus control. See section 3.4.3 for a more detailed discussion of the interaction between the DMA Controller and the DRAM Refresh Controller.

#### 3.2.3 EOP#

EOP# is a bi-directional signal used to indicate the end of a DMA process. The 82370 activates this as an output during the T2 states of the last Requester bus cycle for which a channel is programmed to execute. The Requester should respond by either withdrawing its DMA request, or interrupting the host processor to indicate that the channel needs to be programmed with a new buffer. As an input, this signal is used to tell the DMA Controller that the peripheral being serviced does not require any more data to be transferred. This indicates that the current buffer is to be terminated.

EOP# can be programmed as either an Asynchronous or a Synchronous input. See section 3.4.1 for details on synchronous versus asynchronous operation of this pin.

# 3.3 Modes of Operation

The 82370 DMA Controller has many independent operating functions. When designing peripheral interfaces for the 82370 DMA Controller, all of the functions or modes must be considered. All of the channels are independent of each other (except in priority of operation) and can operate in any of the modes. Many of the operating modes, though independently programmable, affect the operation of other modes. Because of the large number of combinations possible, each programmable mode is discussed here with its affects on the operation of other modes. The entire list of possible combinations will not be presented.

Table 3-1 shows the categories of DMA features available in the 82370. Each of the five major categories is independent of the others. The sub-categories are the available modes within the major func-

- I. TARGET/REQUESTER DEFINITION
  - a. Data Transfer Direction
- b. Device Type
- II. BUFFER PROCESSES
  - a. Single Buffer Process
  - b. Buffer Auto-Initialize Process
  - c. Buffer Chaining Process
- III. DATA TRANSFER/HANDSHAKE MODES
  - a. Single Transfer Mode
  - b. Demand Transfer Mode
  - c. Block Transfer Mode
  - d. Cascade Mode
- IV. PRIORITY ARBITRATION
  - a. Fixed
  - b. Rotating
  - c. Programmable Fixed
- V. BUS OPERATION
  - a. Fly-By (Single-Cycle)/Two-Cycle
  - b. Data Path Width
  - c. Read, Write, or Verify Cycles

tion or mode category. The following sections explain each mode or function and its relation to other features.

#### 3.3.1 TARGET/REQUESTER DEFINITION

All DMA transfers involve three devices: the DMA Controller, the Requester, and the Target. Since the devices to be accessed by the DMA Controller vary widely, the operating characteristics of the DMA Controller must be tailored to the Requester and Target devices.

The Requester can be defined as either the source or the destination of the data to be transferred. This is done by specifying a Write or a Read transfer, respectively. In a Read transfer, the Target is the data source and the Requester is the destination for the data. In a Write transfer, the Requester is the source and the Target is the destination.

The Requester and Target addresses can each be independently programmed to be incremented, decremented, or held constant. As an example, the 82370 is capable of reversing a string of data by having the Requester address increment and the Target address decrement in a memory-to-memory transfer.



#### 3.3.2 BUFFER TRANSFER PROCESSES

The 82370 DMA Controller allows three programmable Buffer Transfer Processes. These processes define the logical way in which a buffer of data is accessed by the DMA.

The three Buffer Transfer Processes include the Single Buffer Process, the Buffer Auto-Initialize Process, and the Buffer Chaining Process. These processes require special programming considerations. See the DMA Programming section for more details on setting up the Buffer Transfer Processes.

## **Single Buffer Process**

The Single Buffer Process allows the DMA channel to transfer only one buffer of data. When the buffer has been completely transferred (Current Byte Count decremented past zero or EOP# input active), the DMA process ends and the channel becomes idle. In order for that channel to be used again, it must be reprogrammed.

The Single Buffer Process is usually used when the amount of data to be transferred is known exactly, and it is also known that there is not likely to be any data to follow before the operating system can reprogram the channel.

## **Buffer Auto-Initialize Process**

The Buffer Auto-Initialize Process allows multiple groups of data to be transferred to or from a single buffer. This process does not require reprogramming. The Current Registers are automatically reprogrammed from the Base Registers when the current process is terminated, either by an expired Byte Count or by an external EOP# signal. The data transferred will always be between the same Target and Requester.

The auto-initialization/process-execution cycle is repeated until the channel is either disabled or re-programmed.

#### **Buffer Chaining Process**

The Buffer Chaining Process is useful for transferring large quantities of data into non-contiguous buffer areas. In this process, a single channel is used to process data from several buffers, while having to program the channel only once. Each new buffer is programmed in a pipelined operation that provides the new buffer information while the old buffer is being processed. The chain is created by loading new buffer information while the 82370 DMA Controller is processing the Current Buffer. When the Current Buffer expires, the 82370 DMA Controller automatically restarts the channel using the new buffer information.

Loading the new buffer information is done by an interrupt routine which is requested by the 82370. Interrupt Request 1 (IRQ1) is tied internally to the 82370 DMA Controller for this purpose. IRQ1 is generated by the 82370 when the new buffer information is loaded into the channel's Current Registers, leaving the Base Registers 'empty'. The interrupt service routine loads new buffer information into the Base Registers. The host processor is required to load the information for another buffer before the current Byte Count expires. The process repeats until the host programs the channel back to single buffer operation, or until the channel runs out of buffers.

The channel runs out of buffers when the Current Buffer expires and the Base Registers have not yet been loaded with new buffer information. When this occurs, the channel must be reprogrammed.

If an external EOP# is encountered while executing a Buffer Chaining Process, the current buffer is considered expired and the new buffer information is loaded into the Current Registers. If the Base Registers are 'empty', the chain is terminated.

The channel uses the Base Target Address Register as an indicator of whether or not the Base Registers are full. When the most significant byte of the Base Target Register is loaded, the channel considers all of the Base Registers loaded, and removes the interrupt request. This requires that the other Base Registers (Base Requester Address, Base Byte Count) must be loaded before the Base Target Address Register. The reason for implementing the reloading process this way is that, for most applications, the Byte Count and the Requester will not change from one buffer to the next, and therefore do not need to be reprogrammed. The details of process can be found in the section on DMA programming.

#### 3.3.3 DATA TRANSFER MODES

Three Data Transfer modes are available in the 82370 DMA Controller. They are the Single Transfer, Block Transfer, and Demand Transfer Modes. These transfer modes can be used in conjunction with any one of three Buffer Transfer modes: Single Buffer, Auto-Initialized Buffer and Buffer Chaining. Any Data Transfer Mode can be used under any of the Buffer Transfer Modes. These modes are independently available for all DMA channels.

Different devices being serviced by the DMA Controller require different handshaking sequences for data transfers to take place. Three handshaking modes are available on the 82370, giving the designer the opportunity to use the DMA Controller as efficiently as possible. The speed at which data can



be presented or read by a device can affect the way a DMA Controller uses the host's bus, thereby affecting not only data throughput during the DMA process, but also affecting the host's performance by limiting its access to the bus.

## **Single Transfer Mode**

In the Single Transfer Mode, one data transfer to or from the Requester is performed by the DMA Controller at a time. The DREQn input is arbitrated and the HOLD/HLDA sequence is executed for each transfer. Transfers continue in this manner until the Byte Count expires, or until EOP# is sampled active. If the DREQn input is held active continuously, the entire DREQ-HOLD-HLDA-DACK sequence is repeated over and over until the programmed number of bytes has been transferred. Bus control is released to the host between each transfer. Figure 3-4 shows the logical flow of events which make up a buffer transfer using the Single Transfer Mode. Refer to section 3.4 for an explanation of the bus control arbitration procedure.

The Single Transfer Mode is used for devices which require complete handshake cycles with each data access. Data is transferred to or from the Requester only when the Requester is ready to perform the transfer. Each transfer requires the entire DREQ-

HOLD-HLDA-DACK handshake cycle. Figure 3-5 shows the timing of the Single Transfer Mode cycle.





Figure 3-4. Buffer Transfer in Single Transfer Mode



NOTE:

The Single Transfer Mode is more efficient (15%-20%) in the case where the source is the Target. Because of the internal pipeline of the 82370 DMA Controller, two idle states are added at the end of a transfer in the case where the source is the Requester.

Figure 3-5. DMA Single Transfer Mode



## Block Transfer Mode

In the Block Transfer Mode, the DMA process is initiated by a DMA request and continues until the Byte Count expires, or until EOP# is activated by the Requester. The DREQn signal need only be held active until the first Requester access. Only a refresh cycle will interrupt the block transfer process.

Figure 3-6 illustrates the operation of the DMA during the Block Transfer Mode. Figure 3-7 shows the timing of the handshake signals during Block Mode Transfers.




Figure 3-6. Buffer Transfer in Block Transfer Mode




Figure 3-7. Block Mode Transfers

The Demand Transfer Mode provides the most flexible handshaking procedures during the DMA process. A Demand Transfer is initiated by a DMA request. The process continues until the Byte Count expires, or an external EOP# is encountered. If the device being serviced (Requester) desires, it can interrupt the DMA process by de-activating the DREQn line. Action is taken on the condition of DREQn during Requester accesses only. The access during which DREQn is sampled inactive is the last Requester access which will be performed during the current transfer. Figure 3-8 shows the flow of events during the transfer of a buffer in the Demand Mode.

When the DREQn line goes inactive, the DMA Controller will complete the current transfer, including any necessary accesses to the Target, and relinquish control of the bus to the host. The current process information is saved (byte count, Requester and Target addresses, and Temporary Register).

The Requester can restart the transfer process by reasserting DREQn. The 82370 will arbitrate the request with other pending requests and begin the process where it left off. Figure 3-9 shows the timing of handshake signals during Demand Transfer Mode operation.




Figure 3-8. Buffer Transfer in Demand Transfer Mode




Figure 3-9. Demand Mode Transfers



Using the Demand Transfer Mode allows peripherals to access memory in small, irregular bursts without wasting bus control time. The 82370 is designed to give the best possible bus control latency in the Demand Transfer Mode. Bus control latency is defined here as the time form the last active bus cycle of the previous bus master to the first active bus cycle of the new bus master. The 82370 DMA Controller will perform its first bus access cycle two bus states after HLDA goes active. In the typical configuration, bus control is returned to the host one bus state after the DREQn goes inactive.

There are two cases where there may be more than one bus state of bus control latency at the end of a transfer. The first is at the end of an Auto-Initialize process, and the second is at the end of a process where the source is the Requester and Two-Cycle transfers are used.

When a Buffer Auto-Initialize Porcess is complete, the 82370 requires seven bus states to reload the Current Registers from the Base Registers of the Auto-Initialized channel. The reloading is done while the 82370 is still the bus master so that it is prepared to service the channel immediately after relinquishing the bus, if necessary.

In the case where the Requester is the source, and Two-Cycle transfers are being used, there are two extra idle states at the end of the transfer process. This occurs due to the housekeeping in the DMA's internal pipeline. These two idle states are present only after the very last Requester access, before the DMA Controller de-activates the HOLD signal.

### 3.3.4 CHANNEL PRIORITY ARBITRATION

DMA channel priority can be programmed into one of two arbitration methods: Fixed or Rotating. The four lower DMA channels and the four upper DMA channels operate as if they were two separate DMA controllers operating in cascade. The lower group of four channels (0–3) is always prioritized between channels 7 and 4 of the upper group of channels (4–7). Figure 3-10 shows a pictorial representation of the priority grouping.

The priority can thus be set up as rotating for one group of channels and fixed for the other, or any other combination. While in Fixed Priority, the programmer can also specify which channel has the lowest priority.




Figure 3-10. DMA Priority Grouping



The 82370 DMA Controller defaults to Fixed Priority. Channel 0 has the highest priority, then 1, 2, 3, 4, 5, 6, 7. Channel 7 has the lowest priority. Any time the DMA Controller arbitrates DMA requests, the requesting channel with the highest priority will be serviced next.

Fixed Priority can be entered into at any time by a software command. The priority levels in effect after the mode switch are determined by the current setting of the Programmable Priority.

Programmable Priority is available for fixing the priority of the DMA channels within a group to levels other than the default. Through a software command, the channel to have the lowest priority in a group can be specified. Each of the two groups of four channels can have the priority fixed in this way. The other channels in the group will follow the natural Fixed Priority sequence. This mode affects only the priority levels while operating with Fixed Priority.

For example, if channel 2 is programmed to have the lowest priority in its group, channel 3 has the highest priority. In descending order, the other channels would have the following priority: (3,0,1,2),4,5,6,7 (channel 2 lowest, channel 3 highest). If the upper

group were programmed to have channel 5 as the lowest priority channel, the priority would be (again, highest to lowest): 6,7, (3,0,1,2), 4,5. Figure 3-11 shows this example pictorially. The lower group is always prioritized as a fifth channel of the upper group (between channels 4 and 7).

The DMA Controller will only accept Programmable Priority commands while the addressed group is operating in Fixed Priority. Switching from Fixed to Rotating Priority preserves the current priority levels. Switching from Rotating to Fixed Priority returns the priority levels to those which were last programmed by use of Programmable Priority.

Rotating Priority allows the devices using DMA to share the system bus more evenly. An individual channel does not retain highest priority after being serviced, priority is passed to the next highest priority channel in the group. The channel which was most recently serviced inherits the lowest priority. This rotation occurs each time a channel is serviced. Figure 3-12 shows the sequence of events as priority is passed between channels. Note that the lower group rotates within the upper group, and that servicing a channel within the lower group causes rotation within the group as well as rotation of the upper group.




Figure 3-11. Example of Programmed Priority







Figure 3-12. Rotating Channel Priority.

Lower and upper groups are programmed for the Rotating Priority Mode.

#### 3.3.5 COMBINING PRIORITY MODES

Since the DMA Controller operates as two fourchannel controllers in cascade, the overall priority scheme of all eight channels can take on a variety of forms. There are four possible combinations of priority modes between the two groups of channels: Fixed Priority only (default), Fixed Priority upper group/Rotating Priority lower group, Rotating Priority upper group/Fixed Priority lower group, and Rotating Priority only. Figure 3-13 illustrates the operation of the two combined priority methods.



**Figure 3-13. Combining Priority Modes** 

#### 3.3.6 BUS OPERATION

Data may be transferred by the DMA Controller using two different bus cycle operations: Fly-By (onecycle) and Two-Cycle. These bus handshake methods are selectable independently for each channel through a command register. Device data path widths are independently programmable for both Target and Requester. Also selectable through software is the direction of data transfer. All of these parameters affect the operation of the 82370 on a bus-cycle by bus-cycle basis.

## 3.3.6.1 Fly-By Transfers

The Fly-By Transfer Mode is the fastest and most efficient way to use the 82370 DMA Controller to transfer data. In this method of transfer, the data is written to the destination device at the same time it is read from the source. Only one bus cycle is used to accomplish the transfer.



In the Fly-By Mode, the DMA acknowledge signal is used to select the Requester. The DMA Controller simultaneously places the address of the Target on the address bus. The state of M/IO# and W/R# during the Fly-By transfer cycle indicate the type of Target and whether the Target is being written to or read from. The Target's Bus Size is used as an incrementer for the Byte Count. The Requester address registers are ignored during Fly-By transfers.

Note that memory-to-memory transfers cannot be done using the Fly-By Mode. Only one memory of I/O address is generated by the DMA Controller at a time during Fly-By transfers. Only one of the devices being accessed can be selected by an address. Also, the Fly-By method of data transfer limits the hardware to accesses of devices with the same data bus width. The Temporary Registers are not affected in the Fly-By Mode.

Fly-By transfers also require that the data paths of the Target and Requester be directly connected. This requires that successive Fly-By access be to word boundaries, or that the Requester be capable of switching its connections to the data bus.

### 3.3.6.2 Two-Cycle Transfers

Two-Cycle transfers can also be performed by the 82370 DMA Controller. These transfers require at least two bus cycles to execute. The data being transferred is read into the DMA Controller's Temporary Register during the first bus cycle(s). The second bus cycle is used to write the data from the Temporary Register to the destination.

If the addresses of the data being transferred are not word aligned, the 82370 will recognize the situation and read and write the data in groups of bytes, placing them always at the proper destination. This process of collecting the desired bytes and putting them together is called "byte assembly". The reverse process (reading from aligned locations and writing to non-aligned locations) is called "byte disassembly".

The assembly/disassembly process takes place transparent to the software, but can only be done while using the Two-Cycle transfer method. The 82370 will always perform the assembly/disassembly process as necessary for the current data transfer. Any data path widths for either the Requester or Target can be used in the Two-Cycle Mode. This is very convenient for interfacing existing 8- and 16-bit peripherals to the 80376's 16-bit bus.

The 82370 DMA Controller always reads and write data within the word boundaries; i.e. if a word to be

read is crossing a word boundary, the DMA Controller will perform two read operations, each reading one byte, to read the 16-bit word into the Temporary Register. Also, the 82370 DMA Controller always attempts to fill the Temporary Register from the source before writing any data to the destination. If the process is terminated before the Temporary Register is filled (TC or EOP#), the 82370 will write the partial data to the destination. If a process is temporarily suspended (such as when DREQn is deactivated during a demand transfer), the contents of a partially filled Temporary Register will be stored within the 82370 until the process is restarted.

For example, if the source is specified as an 8-bit device and the destination as a 32-bit device, there will be four reads as necessary from the 8-bit source to fill the Temporary Register. Then the 82370 will write the 32-bit contents to the destination in two cycles of 16-bit each. This cycle will repeat until the process is terminated or suspended.

With Two-Cycle transfers, the devices that the 82370 accesses can reside at any address within I/O or memory space. The device must be able to decode the byte-enables (BLE#, BHE#). Also, if the device cannot accept data in byte quantities, the programmer must take care not to allow the DMA Controller to access the device on any address other than the device boundary.

# 3.3.6.3 Data Path Width and Data Transfer Rate Considerations

The number of bus cycles used to transfer a single "word" of data is affected by whether the Two-Cycle or the Fly-By (Single-Cycle) transfer method is used.

The number of bus cycles used to transfer data directly affects the data transfer rate. Inefficient use of bus cycles will decrease the effective data transfer rate that can be obtained. Generally, the data transfer rate is halved by using Two-Cycle transfers instead of Fly-By transfers.

The choice of data path widths of both Target and Requester affects the data transfer rate also. During each bus cycle, the largest pieces of data possible should be transferred.

The data path width of the devices to be accessed must be programmed into the DMA controller. The 82370 defaults after reset to 8-bit-to-8-bit data transfers, but the Target and Requester can have different data path widths, independent of each other and independent of the other channels. Since this is a software programmable function, more discussion of the uses of this feature are found in the section on programming.



## 3.3.6.4 Read, Write and Verify Cycles

Three different bus cycles types may be used in a data transfer. They are the Read, Write and Verify cycles. These cycle types dictate the way in which the 82370 operates on the data to be transferred.

A Read Cycle transfers data from the Target to the Requester. A Write Cycle transfers data from the Requester to the target. In a Fly-By transfer, the address and bus status signals indicate the access (read of write) to the Target; the access to the Requester is assumed to be the opposite.

The Verify Cycle is used to perform a data read only. No write access is indicated or assumed in a Verify Cycle. The Verify Cycle is useful for validating block fill operations. An external comparator must be provided to do any comparisons on the data read.

# 3.4 Bus Arbitration and Handshaking

Figure 3-14 shows the flow of events in the DMA request arbitration process. The arbitration sequence starts when the Requester asserts a DREQn (or DMA service is requested by software). Figure 3-15 shows the timing of the sequence of events following a DMA request. This sequence is executed for each channel that is activated. The DREQn signal can be replaced by a software DMA channel request with no change in the sequence.

After the Requester asserts the service request, the 82370 will request control of the bus via the HOLD signal. The 82370 will always assert the HOLD signal one bus state after the service request is asserted. The 80376 responds by asserting the HLDA signal, thus releasing control of the bus to the 82370 DMA Controller.

Priority of pending DMA service requests is arbitrated during the first state after HLDA is asserted by the 80376. The next state will be the beginning of the first transfer access of the highest priority process.

When the 82370 DMA Controller is finished with its current bus activity, it returns control of the bus to the host processor. This is done by driving the HOLD signal inactive. The 82370 does not drive any address or data bus signals after HOLD goes low. It enters the Slave Mode until another DMA process is requested. The processor acknowledges that it has

regained control of the bus by forcing the HLDA signal inactive. Note that the 82370's DMA Controller will not re-request control of the bus until the entire HOLD/HLDA handshake sequence is complete.





Figure 3-14. Bus Arbitration and DMA Sequence

The 82370 DMA Controller will terminate a current DMA process for one of three reasons: expired byte count, end-of-process command (EOP# activated) from a peripheral, or deactivated DMA request signal. In each case, the controller will de-assert HOLD immediately after completing the data transfer in progress. These three methods of process termination are illustrated in Figures 3-16, 3-19 and 3-18, respectively.

An expired byte count indicates that the current process is complete as programmed and the channel has no further transfers to process. The channel must be restarted according to the currently programmed Buffer Transfer Mode, or reprogrammed completely, including a new Buffer Transfer Mode.





NOTE: 290164-28
Channel priority resolution takes place during the bus state before HOLDA is asserted, allowing the DMA Controller to respond to HLDA without extra idle bus states.

Figure 3-15. Beginning of a DMA process

If the peripheral activates the EOP# signal, it is indicating that it will not accept or deliver any more data for the current buffer. The 82370 DMA Controller considers this as a completion of the channel's current process and interprets the condition the same way as if the byte count expired.

The action taken by the 82370 DMA Controller in response to a de-activated DREQn signal depends on the Data Transfer Mode of the channel. In the Demand Mode, data transfers will take place as long as the DREQn is active and the byte count has not expired. In the Block Mode, the controller will complete the entire block transfer without relinquishing the bus, even if DREQn goes inactive before the

transfer is complete. In the Single Mode, the controller will execute single data transfers, relinquishing the bus between each transfer, as long as DREQn is active.

Normal termination of a DMA process due to expiration of the byte count (Terminal Count—TC) is shown if Figure 3-16. The condition of DREQn is ignored until after the process is terminated. If the channel is programmed to auto-initialize, HOLD will be held active for an additional seven clock cycles while the auto-initialization takes place.

Table 3-3 shows the DMA channel activity due to EOP# or Byte Count expiring (Terminal Count).

Table 3-3. DMA Channel Activity Due to Terminal Count or External EOP#

Buffer Process	Single or Chaining-Base Empty		Auto- Initialize		Chaining-Base Loaded	
EVENT			hones live C	ive, the B237	DBM \$80g Lar	igia ACLI
Terminal Count EOP#	True X	X	True X	X 0	True X	X
RESULTS	/ Recess, 1	erico sall		ICE CMA no	dan do bu	MISAR
Current Registers Channel Mask	Set	Set	Load	Load	Load	Load
EOP# Output Terminal Count Status Software Request	0 Set CLR	X Set CLR	0 Set CLR	X Set CLR	pelon 1 s e is	X






Figure 3-16. Termination of a DMA Process Due to Expiration of Current Byte Count




Figure 3-17. Switching between Active DMA Channels

The 82370 always relinquishes control of the bus between channel services. This allows the hardware designer the flexibility to externally arbitrate bus hold requests, if desired. If another DMA request is pending when a higher priority channel service is completed, the 82370 will relinquish the bus until the hold acknowledge is inactive. One bus state after the HLDA signal goes inactive, the 82370 will assert HOLD again. This is illustrated in Figure 3-17.

# 3.4.1 SYNCHRONOUS AND ASYNCHRONOUS SAMPLING OF DREQN AND EOP#

As an indicator that a DMA service is to be started, DREQn is always sampled asynchronous. It is sam-

pled at the beginning of a bus state and acted upon at the end of the state. Figure 3-15 illustrates the start of a DMA process due to a DREQn input.

The DREQn and EOP# inputs can be programmed to be sampled either synchronously or asynchronously to signal the end of a transfer.

The synchronous mode affords the Requester one bus state of extra time to react to an access. This means the Requester can terminate a process on the current access, without losing any data. The asynchronous mode requires that the input signal be presented prior to the beginning of the last state of the Requester access.



The timing relationships of the DREQn and EOP# signals to the termination of a DMA transfer are shown in Figures 3-18 and 3-19. Figure 3-18 shows the termination of a DMA transfer due to inactive DREQn. Figure 3-19 shows the termination of a DMA process due to an active EOP# input.

In the Synchronous Mode, DREQn and EOP# are sampled at the end of the last state of every Requester data transfer cycle. If EOP# is active or DREQn is inactive at this time, the 82370 recognizes this access to the Requester as the last transfer. At this point, the 82370 completes the transfer in progress, if necessary, and returns bus control to the host.

In the asynchronous mode, the inputs are sampled at the beginning of every state of a Requester access. The 82370 waits until the end of the state to act on the input.

DREQn and EOP# are sampled at the latest possible time when the 82370 can determine if another transfer is required. In the Synchronous Mode, DREQn and EOP# are sampled on the trailing edge of the last bus state before another data access cycle begins. The Asynchronous Mode requires that the signals be valid one clock cycle earlier.




Figure 3-18. Termination of a DMA Process due to De-Asserting DREQn




Figure 3-19. Termination of a DMA Process due to an External EOP#



While in the Pipeline Mode, if the NA# signal is sampled active during a transfer, the end of the state where NA# was sampled active is when the 82370 decides whether to commit to another transfer. The device must de-assert DREQn or assert EOP# before NA# is asserted, otherwise the 82370 will commit to another, possibly undesired, transfer.

Synchronous DREQn and EOP# sampling allows the peripheral to prevent the next transfer from occurring by de-activating DREQn or asserting EOP# during the current Requester access, before the 82370 DMA Controller commits itself to another transfer. The DMA Controller will not perform the next transfer if it has not already begun the bus cycle. Asynchronous sampling allows less stringent timing requirements than the Synchronous Mode, but requires that the DREQn signal be valid at the beginning of the next to last bus state of the current Requester access.

Using the Asynchronous Mode with zero wait states can be very difficult. Since the addresses and control signals are driven by the 82370 near half-way through the first bus state of a transfer, and the Asynchronous Mode requires that DREQn be inactive before the end of the state, the peripheral being accessed is required to present DREQn only a few nanoseconds after the control information is available. This means that the peripheral's control logic must be extremely fast (practically non-causal). An alternative is the Synchronous Mode.

# 3.4.2 ARBITRATION OF CASCADED MASTER REQUESTS

The Cascade Mode allows another DMA-type device to share the bus by arbitrating its bus accesses with the 82370's. Seven of the eight DMA channels (0–3 and 5–7) can be connected to a cascaded device. The cascaded device requests bus control through the DREQn line of the channel which is programmed to operate in Cascade Mode. Bus hold acknowledge is signalled to the cascaded device through the EDACK lines. When the EDACK lines are active with the code for the requested cascade channel, the bus is available to the cascaded master device.

A cascade cycle begins the same way a regular DMA cycle begins. The requesting bus master asserts the DREQn line on the 82370. This bus control request is arbitrated as any other DMA request would be. If any channel receives a DMA request, the 82370 requests control of the bus. When the host acknowledges that it has released bus control, the 82370 acknowledges to the requesting master that it may access the bus. The 82370 enters an idle state until the new master relinquishes control.

A cascade cycle will be terminated by one of two events: DREQn going inactive, or HLDA going inactive. The normal way to terminate the cascade cycle




Figure 3-20. Cascaded Bus Master



is for the cascaded master to drop the DREQn signal. Figure 3-21 shows the two cascade cycle termination sequences.

The Refresh Controller may interrupt the cascaded master to perform a refresh cycle. If this occurs, the 82370 DMA Controller will de-assert the EDACK signal (hold acknowledge to cascaded master) and wait for the cascaded master to remove its hold request. When the 82370 regains bus control, it will perform the refresh cycle in its normal fashion. After the refresh cycle has been completed, and if the cascaded device has re-asserted its request, the 82370 will return control to the cascaded master which was interrupted.

The 82370 assumes that it is the only device monitoring the HLDA signal. If the system designer wishes to place other devices on the bus as bus masters, the HLDA from the processor must be intercepted before presenting it to the 82370. Using the Cascade capability of the 82370 DMA Controller offers a much better solution.

#### 3.4.3 ARBITRATION OF REFRESH REQUESTS

The arbitration of refresh requests by the DRAM Refresh Controller is slightly different from normal DMA channel request arbitration. The 82370 DRAM Refresh Controller always has the highest priority of any DMA process. It also can interrupt a process in progress. Two types of processes in progress may be encountered: normal DMA, and bus master cascade.

In the event of a refresh request during a normal DMA process, the DMA Controller will complete the data transfer in progress and then execute the refresh cycle before continuing with the current DMA process. The priority of the interrupted process is not lost. If the data transfer cycle interrupted by the Refresh Controller is the last of a DMA process, the refresh cycle will always be executed before control of the bus is transferred back to the host.

When the Refresh Controller request occurs during a cascade cycle, the Refresh Controller must be assured that the cascaded master device has relinquished control of the bus before it can execute the refresh cycle. To do this, the DMA Controller drops the EDACK signal to the cascaded master and waits for the corresponding DREQn input to go inactive. By dropping the DREQn signal, the cascaded master relinquishes the bus. The Refresh Controller then performs the refresh cycle. Control of the bus is returned to the cascaded master if DREQn returns to an active state before the end of the refresh cycle, otherwise control is passed to the processor and the cascaded master loses its priority.




Figure 3-21. Cascade Cycle Termination



# 3.5 DMA Controller Register Overview

The 82370 DMA Controller contains 44 registers which are accessable to the host processor. Twenty-four of these registers contain the device addresses and data counts for the individual DMA channels (three per channel). The remaining registers are control and status registers for initiating and monitoring the operation of the 82370 DMA Controller. Table 3-4 lists the DMA Controller's registers and their accessability.

**Table 3-4. DMA Controller Registers** 

Register Name	Access
Control/Status Registers—one	each per group
Command Register I	write only
Command Register II	write only
Mode Register I	write only
Mode Register II	write only
Software Request Register	read/write
Mask Set-Reset Register	write only
Mask Read-Write Register	read/write
Status Register	read only
Bus Size Register	write only
Chaining Register	read/write
Channel Registers—one each	h per channel
Base Target Address	write only
Current Target Address	read only
Base Requester Address	write only
Current Requester Address	read only
Base Byte Count	write only
Current Byte Count	read only

#### 3.5.1 CONTROL/STATUS REGISTERS

The following registers are available to the host processor for programming the 82370 DMA Controller into its various modes and for checking the operating status of the DMA processes. Each set of four DMA channels has one of each of these registers associated with it.

## Command Register I

Enables or disables the DMA channel as a group. Sets the Priority Mode (Fixed or Rotating) of the group. This write-only register is cleared by a hardware reset, defaulting to all channels enabled and Fixed Priority Mode.

#### **Command Register II**

Sets the sampling mode of the DREQn and EOP# inputs. Also sets the lowest priority channel for the group in the Fixed Priority Mode. The functions programmed through Command Register II default after

a hardware reset to: asynchronous DREQn and EOP#, and channels 3 and 7 lowest priority.

## **Mode Registers I**

Mode Register I is identical in function to the Mode register of the 8237A. It programs the following functions for an individually selected channel:

Type of Transfer—read, write, verify Auto-Initialize—enable or disable Target Address Count—increment or decrement Data Transfer Mode—demand, single, block, cascade

Mode Register I functions default to the following after reset: verify transfer, Auto-Initialize disabled, Increment Target address, Demand Mode.

## Mode Register II

Programs the following functions for an individually selected channel:

Target Address Hold—enable or disable
Requester Address Count—increment or
decrement
Requester Address Hold—enable or disable
Target Device Type—I/O or Memory
Requester Device Type—I/O or Memory
Transfer Cycles—Two-Cycle or Fly-By

Mode Register II functions are defined as follows after a hardware reset: Disable Target Address Hold, Increment Requester Address, Target (and Requester) in memory, Fly-By Transfer Cycles. Note: Requester Device Type ignored in Fly-By Transfers.

#### Software Request Register

The DMA Controller can respond to service requests which are initiated by software. Each channel has an internal request status bit associated with it. The host processor can write to this register to set or reset the request bit of a selected channel.

The status of a group's software DMA service requests can be read from this register as well. Each status bit is cleared upon Terminal Count or external EOP#.

The software DMA requests are non-maskable and subject to priority arbitration with all other software and hardware requests. The entire register is cleared by a hardware reset.

#### **Mask Registers**

Each channel has associated with it a mask bit which can be set/reset to disable/enable that channel. Two methods are available for setting and clearing the mask bits. The Mask Set/Reset Register is a



write-only register which allows the host to select an individual channel and either set or reset the mask bit for that channel only. The Mask Read/Write Register is available for reading the mask bit status and for writing mask bits in groups of four.

The mask bits of a group may be cleared in one step by executing the Clear Mask Command. See the DMA Programming section for details. A hardware reset sets all of the channel mask bits, disabling all channels.

## Status Register

The Status register is a read-only register which contains the Terminal Count (TC) and Service Request status for a group. Four bits indicate the TC status and four bits indicate the hardware request status for the four channels in the group. The TC bits are set when the Byte Count expires, or when and external EOP# is asserted. These bits are cleared by reading from the Status Register. The Service Request bit for a channel indicates when there is a hardware DMA request (DREQn) asserted for that channel. When the request has been removed, the bit is cleared.

### **Bus Size Register**

This write-only register is used to define the bus size of the Target and Requester of a selected channel. The bus sizes programmed will be used to dictate the sizes of the data paths accessed when the DMA channel is active. The values programmed into this register affect the operation of the Temporary Register. When 32-bit bus width is programmed, the 82370 DMA Controller will access the device twice through its 16-bit external Data Bus to perform a 32-bit data transfer. Any byte-assembly required to make the transfers using the specified data path widths will be done in the Temporary Register. The Bus Size register of the Target is used as an increment/decrement value for the Byte Counter and Target Address when in the Fly-By Mode. Upon reset, all channels default to 8-bit Targets and 8-bit Requesters.

#### **Chaining Register**

As a command or write register, the Chaining register is used to enable or disable the Chaining Mode for a selected channel. Chaining can either be disabled or enabled for an individual channel, independently of the Chaining Mode status of other channels. After a hardware reset, all channels default to Chaining disabled.

When read by the host, the Chaining Register provides the status of the Chaining Interrupt of each of the channels. These interrupt status bits are cleared when the new buffer information has been loaded.

### 3.5.2 CHANNEL REGISTERS

Each channel has three individually programmable registers necessary for the DMA process; they are the Base Byte Count, Base Target Address, and Base Requester Address registers. The 24-bit Base Byte Count register contains the number of bytes to be transferred by the channel. The 24-bit Base Target Address Register contains the beginning address (memory or I/O) of the Target device. The 24-bit Base Requester Address register contains the base address (memory or I/O) of the device which is to request DMA service.

Three more registers for each DMA channel exist within the DMA Controller which are directly related to the registers mentioned above. These registers contain the current status of the DMA process. They are the Current Byte Count register, the Current Target Address, and the Current Requester Address. It is these registers which are manipulated (incremented, decremented, or held constant) by the 82370 DMA Controller during the DMA process. The Current registers are loaded from the Base registers at the beginning of a DMA process.

The Base registers are loaded when the host processor writes to the respective channel register addresses. Depending on the mode in which the channel is operating, the Current registers are typically loaded in the same operation. Reading from the channel register addresses yields the contents of the corresponding Current register.

To maintain compatibility with software which accesses an 8237A, a Byte Pointer Flip-Flop is used to control access to the upper and lower bytes of some words of the Channel Registers. These words are accessed as byte pairs at single port addresses. The Byte Pointer Flip-Flop acts as a one-bit pointer which is toggled each time a qualifying Channel Register byte is accessed.

It always points to the next logical byte to be accessed of a pair of bytes.

The Channel registers are arranged as pairs of words, each pair with its own port address. Addressing the port with the Byte Pointer Flip-Flop reset accesses the least significant byte of the pair. The most significant byte is accessed when the Byte Pointer is set.

For compatibility with existing 8237A designs, there is one exception to the above statements about the Byte Pointer Flip-Flop. The third byte (bits 16-23) of the Target Address is accessed through its own port address. The Byte Pointer Flip-Flop is not affected by any accesses to this byte.



The upper eight bits of the Byte Count Register are cleared when the least significant byte of the register is loaded. This provides compatibility with software which accesses an 8237A. The 8237A has 16-bit Byte Count Registers.

#### NOTE:

The 82370 is a subset of the Intel 82380 32-bit DMA Controller with Integrated System Peripherals.

Although the 82370 has 24 address bits externally, the programming model is actually a full 32 bits wide. For this reason, there are some "hidden" DMA registers in the 82370 register set. These hidden registers correspond to what would be A24-A31 in a 32-bit system.

Think of the 82370 addresses as though they were 32 bits wide, with only the lower 24 bits available externally.

This should be of concern in two areas:

- Understanding the Byte Pointer Flip Flop
- 2. Removing the IRQ1 Chaining Interrupt

The byte pointer flip flop will behave as though the hidden upper address bits were accessible.

The IRQ1 Chaining Interrupt will be removed only when the hidden upper address bits are programmed. You will note that since the hidden upper address bits are not available externally, the value you program into the registers is not important. The act of programming the hidden register is critical in removing the IRQ1 Chaining interrupt for a DMA channel.

The port assignments for these hidden upper address bits come directly from the port assignments of the Intel 82380. For your convenience, those port definitions have been included in this data sheet in section 3.7.

## 3.5.3 TEMPORARY REGISTERS

Each channel has a 32-bit Temporary Register used for temporary data storage during two-cycle DMA transfers. It is this register in which any necessary byte assembly and disassembly of non-aligned data is performed. Figure 3-22 shows how a block of data will be moved between memory locations with different boundaries. Note that the order of the data does not change.

If the destination is the Requester and an early process termination has been indicated by the EOP# signal or DREQn inactive in the Demand Mode, the Temporary Register is not affected. If data remains in the Temporary Register due to differences in data path widths of the Target and Requester, it will not

Sou		Destin	action?
20H	Α	50H	aslin.
21H	В	51H	em onii
22H	С	52H	
23H	D	53H	Α
24H	E	54H	В
25H	and Fanni Is	55H	C
26H	G	56H	D
27H		57H	E
		58H	F
		59H	G
		5AH	nor a co
	rce = 00000	020H = 00000053H	

Figure 3-22. Transfer of data between memory locations with different boundaries. This will be the result, independent of data path width.

be transferred or otherwise lost, but will be stored for later transfer.

If the destination is the Target and the EOP# signal is sensed active during the Requester access of a transfer, the DMA Controller will complete the transfer by sending to the Target whatever information is in the Temporary Register at the time of process termination. This implies that the Target could be accessed with partial data in two accesses. For this reason it is advisable to have an I/O device designated as a Requester, unless it is capable of handling partial data transfers.

# 3.6 DMA Controller Programming

Programming a DMA Channel to perform a needed DMA function is in general a four step process. First the global attributes of the DMA Controller are programmed via the two Command Registers. These global attributes include: priority levels, channel group enables, priority mode, and DREQn/EOP# input sampling.

The second step involves setting the operating modes of the particular channel. The Mode Registers are used to define the type of transfer and the handshaking modes. The Bus Size Register and Chaining Register may also need to be programmed in this step.

The third step in setting up the channel is to load the Base Registers in accordance with the needs of the operating modes chosen in step two. The Current Registers are automatically loaded from the Base Registers, if required by the Buffer Transfer Mode in



effect. The information loaded and the order in which it is loaded depends on the operating mode. A channel used for cascading, for example, needs no buffer information and this step can be skipped entirely.

The last step is to enable the newly programmed channel using one of the Mask Registers. The channel is then available to perform the desired data transfer. The status of the channel can be observed at any time through the Status Register, Mask Register, Chaining Register, and Software Request register.

Once the channel is programmed and enabled, the DMA process may be initiated in one of two ways, either by a hardware DMA request (DREQn) or a software request (Software Request Register).

Once programmed to a particular Process/Mode configuration, the channel will operate in that configuration until programmed otherwise. For this reason, restarting a channel after the current buffer expires does not require complete reprogramming of the channel. Only those parameters which have changed need to be reprogrammed. The Byte Count Register is always changed and must be reprogrammed. A Target or Requester Address Register which is incremented or decremented should be reprogrammed also.

# 3.6.1 BUFFER PROCESSES

The Buffer Process is determined by the Auto-Initialize bit of Mode Register I and the Chaining Register. If Auto-Initialize is enabled, Chaining should not be used.

## 3.6.1.1 Single Buffer Process

The Single Buffer Process is programmed by disabling Chaining via the Chaining Register and programming Mode Register I for non-Auto-Initialize.

#### 3.6.1.2 Buffer Auto-Initialize Process

Setting the Auto-Initialize bit in Mode Register I is all that is necessary to place the channel in this mode. Buffer Auto-Initialize must not be enabled simultaneous to enabling the Buffer Chaining Mode as this will have unpredictable results.

Once the Base Registers are loaded, the channel is ready to be enabled. The channel will reload its Current Registers from the Base Registers each time the Current Buffer expires, either by an expired Byte Count or an external EOP#.




Figure 3-23. Flow of Events in the Buffer Chaining Process



## 3.6.1.3 Buffer Chaining Process

The Buffer Chaining Process is entered into from the Single Buffer Process. The Mode Registers should be programmed first, with all of the Transfer Modes defined as if the channel were to operate in the Single Buffer Process. The channel's Base Registers are then loaded. When the channel has been set up in this way, and the chaining interrupt service routine is in place, the Chaining Process can be entered by programming the Chaining Register. Figure 3-23 illustrates the Buffer Chaining Process.

An interrupt (IRQ1) will be generated immediately after the Chaining Process is entered, as the channel then perceives the Base Registers as empty and in need of reloading. It is important to have the interrupt service routine in place at the time the Chaining Process is entered into. The interrupt request is removed when the most significant byte of the Base Target Address is loaded.

The interrupt will occur again when the first buffer expires and the Current Registers are loaded from the Base Registers. The cycle continues until the Chaining Process is disabled, or the host fails to respond to IRQ1 before the Current Buffer expires.

Exiting the Chaining Process can be done by resetting the Chaining Mode Register. If an interrupt is pending for the channel when the Chaining Register is reset, the interrupt request will be removed. The Chaining Process can be temporarily disabled by setting the channel's Mask bit in the Mask Register.

The interrupt service routine for IRQ1 has the responsibility of reloading the Base Registers as necessary. It should check the status of the channel to determine the cause of channel expiration, etc. It should also have access to operating system information regarding the channel, if any exists. The IRQ1 service routine should be capable of determining whether the chain should be continued or terminated and act on that information.

#### 3.6.2 DATA TRANSFER MODES

The Data Transfer Modes are selected via Mode Register I. The Demand, Single, and Block Modes are selected by bits D6 and D7. The individual transfer type (Fly-By vs Two-Cycle, Read-Write-Verify, and I/O vs Memory) is programmed through both of the Mode registers.

## 3.6.3 CASCADED BUS MASTERS

The Cascade Mode is set by writing ones to D7 and D6 of Mode Register I. When a channel is pro-

grammed to operate in the Cascade Mode, all of the other modes associated with Mode Registers I and II are ignored. The priority and DREQn/EOP# definitions of the Command Registers will have the same effect on the channel's operation as any other mode.

## 3.6.4 SOFTWARE COMMANDS

There are five port addresses which, when written to, command certain operations to be performed by the 82370 DMA Controller. The data written to these locations is not of consequence, writing to the location is all that is necessary to command the 82370 to perform the indicated function. Following are descriptions of the command functions.

## Clear Byte Pointer Flip-Flop-Location 000CH

Resets the Byte Pointer Flip-Flop. This command should be performed at the beginning of any access to the channel registers in order to be assured of beginning at a predictable place in the register programming sequence.

# Master Clear—Location 000DH

All DMA functions are set to their default states. This command is the equivalent of a hardware reset to the DMA Controller. Functions other than those in the DMA Controller section of the 82370 are not affected by this command.

Clear Mask Register—Channels 0-3
— Location 000EH
Channels 4-7
— Location 00CEH

This command simultaneously clears the Mask Bits of all channels in the addressed group, enabling all of the channels in the group.

## Clear TC Interrupt Request—Location 001EH

This command resets the Terminal Count Interrupt Request Flip-Flop. It is provided to allow the program which made a software DMA request to acknowledge that it has responded to the expiration of the requested channel(s).

## 3.7 Register Definitions

The following diagrams outline the bit definitions and functions of the 82370 DMA Controller's Status and Control Registers. The function and programming of the registers is covered in the previous section on DMA Controller Programming. An entry of "X" as a bit value indicates "don't care."



**Channel Registers (read Current, write Base)** 

Channel Register Name		(New 1)	Address (hex)	Byte Pointer	Bits Accessed
Channel 0	Target Address	00	. 00	Taro Address	0-7
21-8				1	8-15
		21	87	×	16-23
		00	10	Ô	24-31(*)
	Puta Count	10	01	thusCortyB	0-7
	Byte Count		01		The second of th
				1	8-15
			11	0	16-23
	Requester Address	100	90	0	0-7
				1	8-15
		60	91	0	16-23
(*)15-35				1	24-31(*)
Channel 1	Target Address	57	02	a subbA no saT	0-7
ar-s				1	8-15
		38	83	×	16-23
		90	12	Ô	24-31(*)
	Byte Count	80	03	By O Count	0-7
	Byto count		00	1	8-15
		20	13	0	16-23
	Requester Address	-	92	Fe O Mar Ad	0-7
	Requester Address		92	1	8-15
		8	93	0	16-23
			93	1	
					24-31(*)
Channel 2	Target Address	- AG	04	Ter O Address	0-7
	A SECRETARY OF STREET			1	8-15
	PER X DESIGNATION	. 8	81	X	16-23
	0	10	14	0	24-31(*)
	Byte Count	-80	05	moo o wa	0-7
				1	8-15
	0 0 0	30	15	0	16-23
	Requester Address	00	94	0	0-7
				1	8-15
	0 5	O.	95	0	16-23
				1	24-31(*)
Channel 3	Target Address	ad	06	a sabbA1onsT	0-7
Charmers	raiget Address		00	1	8-15
		Ad	82		16-23
		227	16	X	
	Puto Count	-		tmucCo.ive	24-31(*)
	Byte Count		07	AND THE PROPERTY OF THE PARTY OF THE PARTY OF THE PARTY.	0-7
		-	47	1	8-15
	Destinator Add		17	0	16-23
	Requester Address		96		0-7
		-		1	8-15
			97	0	16-23
		30		1	24-31(*)



# Channel Registers (read Current, write Base) (Continued)

Channel	Register Name	estib (xot)	Address (hex)	Byte Pointer	Bits Accessed
Channel 4	Target Address	- 00	CO	a solbh A tr <b>O</b> neT	0-7
81-8				1	8-15
		10	8F	×	16-23
		39	DO	Ô	24-31(*)
	Byte Count	111	C1	fmacO (vill	0-7
	Byte Court	2019	O1	1	8-15
			D4		
			D1	0	16-23
	Requester Address	-08	98	RecOester Actine	0-7
				1	8-15
16-29		118	99	0	16-23
24-31(*)				1	24-31(*)
Channel 5	Target Address	00	C2	a ferrob A in OmaT	0-7
81-8				1	8-15
		0.0	8B	x	16-23
		0.0	D2	ô	24-31(*)
	Byte Count	30	C3	0	0-7
	Byte Count	199	03	1	8-15
			D3	0	
	Daniel Address	181			16-23
	Requester Address	28	9A	Fec0 seles Addres	0-7
				1	8-15
		184	9B	0	16-23
(*)10-14	free fibres to feel a			1	24-31(*)
Channel 6	Target Address	5.0	C4	0	0-7
				1	8-15
			89	X	16-23
			D4	0	24-31(*)
	Byte Count		C5	1000 Onv8	0-7
	Dy to Count			1	8-15
			D5	0	16-23
	Requester Address		00		0-7
	Hequester Address	- 1	30	HecOester Active	8-15
		3	9D	0	16-23
		9	90	1	
24-31(*)					24-31(*)
Channel 7	Target Address	30	C6	e anbbA a OnaT	0-7
	The Part of the Pa			1	8-15
	E CONTRACTOR OF THE STATE OF TH	28	8A	X	16-23
	Service and the service and th	Tal	D6	0	24-31(*)
	0 5 5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6		07	0	0-7
	Byte Count	1	C7	321110000000000000000000000000000000000	
	Byte Count	10	67	1	8-15
	Byte Count	77	D7		
		77	D7	1 0	8-15 16-23
	Byte Count  Requester Address	17		1	8-15 16-23 0-7
		17	D7	1 0	8-15 16-23


#### NOTE:

(\*)These bits are not available externally. You need to be aware of their existence for chaining and Byte Pointer Flip-Flop operations. Please see section 3.5.2 for further details.



### Command Register I (write only)


Port Addresses— Channels 0-3—0008H Channels 4-7—00C8H



## Command Register II (write only)


Port Addresses— Channels 0-3-001AH

Channels 4-7-00DAH



## Mode Register I (write only)

Port Addresses— Channels 0-3—000BH Channels 4-7—00CBH




<sup>\*</sup>Target and Requester DECREMENT is allowed only for byte transfers.



## Mode Register II (write only)

Port Addresses— Channels 0-3—001BH Channels 4-7—00DBH




\*Target and Requester DECREMENT is allowed only for byte transfers.


## Software Request Register (read/write)

Port Addresses— Channels 0-3—0009H Channels 4-7—00C9H

Write Format: Software DMA Service Request











Status Register Channel Process Status (read only)

Port Addresses— Channels 0-3—0008H



Bus Size Register Set Data Path Width (write only)

Port Addresses— Channels 0-3—0018H Channels 4-7—00D8H



Bus Size Encoding:


00 = Reserved by Intel 10 = 16-bit Bus

01 = 32-bit Bus\* 11 = 8-bit Bus

## Chaining Register (read/write)


Port Addresses—Channels 0-3-0019H

Channels 4-7-00D9H



<sup>\*</sup>If programmed as 32-bit bus width, the corresponding device will be accessed in two 16-bit cycles provided that the data is aligned within word boundary.





# 3.8 8237A Compatibility

The register arrangement of the 82370 DMA Controller is a superset of the 8237A DMA Controller. Functionally the 82370 DMA Controller is very different from the 8237A. Most of the functions of the 8237A are performed also by the 82370. The following discussion points out the differences between the 8237A and the 82370.

The 8237A is limited to transfers between I/O and memory only (except in one special case, where two channels can be used to perform memory-to-memory transfers). The 82370 DMA Controller can transfer between any combination of memory and I/O. Several other features of the 8237A are enhanced or expanded in the 82370 and other features are added

The 8237A is an 8-bit only DMA device. For programming compatibility, all of the 8-bit registers are preserved in the 82370. The 82370 is programmed via 8-bit registers. The address registers in the 82370 are 24-bit pregisters in order to support the 80376's 24-bit bus. The Byte Count Registers are 24-bit registers, allowing support of larger data blocks than possible with the 8237A.

All of the 8237A's operating modes are supported by the 82370 (except the cumbersome two-channel memory-to-memory transfer). The 82370 performs memory-to-memory transfers using only one channel. The 82370 has the added features of buffer pipelining (Buffer Chaining Process) and programmable priority levels.

The 82370 also adds the feature of address registers for both destination and source. These addresses may be incremented, decremented, or held constant, as required by the application of the individual channel. This allows any combination of destination and source device.

Each DMA channel has associated with it a Target and a Requester. In the 8237A, the Target is the device which can be accessed by the address register, the Requester is the device which is accessed by the DMA Acknowledge signals and must be an I/O device.

# 4.0 PROGRAMMABLE INTERRUPT CONTROLLER (PIC)

## 4.1 Functional Description

The 82370 Programmable Interrupt Controller (PIC) consists of three enhanced 82C59A Interrupt Controllers. These three controllers together provide 15 external and 5 internal interrupt request inputs. Each external request input can be cascaded with an additional 82C59A slave controller. This scheme allows the 82370 to support a maximum of 120 (15 x 8) external interrupt request inputs.

Following one or more interrupt requests, the 82370 PIC issues an interrupt signal to the 80376. When the 80376 host processor responds with an interrupt acknowledge signal, the PIC will arbitrate between the pending interrupt requests and place the interrupt vector associated with the highest priority pending request on the data bus.

The major enhancement in the 82370 PIC over the 82C59A is that each of the interrupt request inputs can be individually programmed with its own interrupt vector, allowing more flexibility in interrupt vector mapping.

## 4.1.1 INTERNAL BLOCK DIAGRAM

The block diagram of the 82370 Programmable Interrupt Controller is shown in Figure 4-1. Internally,



the PIC consists of three 82C59A banks: A, B and C. The three banks are cascaded to one another: C is cascaded to B, B is cascaded to A. The INT output of Bank A is used externally to interrupt the 80376.

Bank A has nine interrupt request inputs (two are unused), and Banks B and C have eight interrupt request inputs. Of the fifteen external interrupt request inputs, two are shared by other functions. Specifically, the Interrupt Request 3 input (IRQ3#) can be used as the Timer 2 output (TOUT2#). This pin can be used in three different ways: IRQ3# input only, TOUT2# output only, or using TOUT2# to generate an IRQ3# interrupt request. Also, the Interrupt Request 9 input (IRQ9#) can be used as DMA Request 4 input (DREQ 4). Typically, only IRQ9# or DREQ4 can be used at a time.

#### **4.1.2 INTERRUPT CONTROLLER BANKS**

All three banks are identical, with the exception of the IRQ1.5 on Bank A. Therefore, only one bank will be discussed. In the 82370 PIC, all external requests can be cascaded into and each interrupt controller bank behaves like a master. As compared to the 82C59A, the enhancements in the banks are:

- All interrupt vectors are individually programmable. (In the 82C59A, the vectors must be programmed in eight consecutive interrupt vector locations.)
- The cascade address is provided on the Data Bus (D0-D7). (In the 82C59A, three dedicated control signals (CAS0, CAS1, CAS2) are used for master/slave cascading.)




Figure 4-1. Interrupt Controller Block Diagram



The block diagram of a bank is shown in Figure 4-2. As can be seen from this figure, the bank consists of six major blocks: the Interrupt Request Register (IRR), the In-Service Register (ISR), the Interrupt Mask Register (IMR), the Priority Resolver (PR), the Vector Registers (VR), and the Control Logic. The functional description of each block is included below.

# INTERRUPT REQUEST (IRR) AND IN-SERVICE REGISTER (ISR)

The interrupts at the Interrupt Request (IRQ) input lines are handled by two registers in cascade, the Interrupt Request Register (IRR) and the In-Service Register (ISR). The IRR is used to store all interrupt levels which are requesting service; and the ISR is used to store all interrupt levels which are being serviced.

## PRIORITY RESOLVER (PR)

This logic block determines the priorities of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during an Interrupt Acknowledge cycle.

#### **INTERRUPT MASK REGISTER (IMR)**

The IMR stores the bits which mask the interrupt lines to be masked (disabled). The IMR operates on the IRR. Masking of a higher priority input will not affect the interrupt request lines of lower priority.

# VECTOR REGISTERS (VR)

This block contains a set of Vector Registers, one for each interrupt request line, to store the pre-programmed interrupt vector number. The corresponding vector number will be driven onto the Data Bus of the 82370 during the Interrupt Acknowledge cycle.

## CONTROL LOGIC

The Control Logic coordinates the overall operations of the other internal blocks within the same bank. This logic will drive the Interrupt Output signal (INT) HIGH when one or more unmasked interrupt inputs are active (LOW). The INT output signal goes directly to the 80376 (in bank A) or to another bank to which this bank is cascaded (see Figure 4-1). Also,




Figure 4-2. Interrupt Bank Block Diagram



this logic will recognize an Interrupt Acknowledge cycle (via M/IO#, D/C# and W/R# signals). During this bus cycle, the Control Logic will enable the corresponding Vector Register to drive the interrupt vector onto the Data Bus.

In bank A, the Control Logic is also responsible for handling the special ICW2 interrupt request input (IRQ1.5).

# 4.2 Interface Signals

#### 4.2.1 INTERRUPT INPUTS

There are 15 external Interrupt Request inputs and 5 internal Interrupt Requests. The external request inputs are: IRQ3#, IRQ9#, IRQ11# to IRQ23#. They are shown in bold arrows in Figure 4-1. All IRQ inputs are active LOW and they can be programmed (via a control bit in the Initialization Command Word 1 (ICW1)) to be either edge-triggered or level-triggered. In order to be recognized as a valid interrupt request, the interrupt input must be active (LOW) until the first INTA cycle (see Bus Functional Description). Note that all 15 external Interrupt Request inputs have weak internal pull-up resistors.

As mentioned earlier, an 82C59A can be cascaded to each external interrupt input to expand the interrupt capacity to a maximum of 120 levels. Also, two of the interrupt inputs are dual functions: IRQ3# can be used as Timer 2 output (TOUT2#) and IRQ9# can be used as DREQ4 input. IRQ3# is a bidirectional dual function pin. This interrupt request input is wired-OR with the output of Timer 2 (TOUT2#). If only IRQ3# function is to be used, Timer 2 should be programmed so that OUT2 is LOW. Note that TOUT2# can also be used to generate an interrupt request to IRQ3# input.

The five internal interrupt requests serve special system functions. They are shown in Table 4-1. The following paragraphs describe these interrupts.

Table 4-1. 82370 Internal Interrupt Requests

Interrupt Request	Interrupt Source
IRQ0#	Timer 3 Output (TOUT3)
IRQ8#	Timer 0 Output (TOUT0)
IRQ1#	DMA Chaining Request
IRQ4#	DMA Terminal Count
IRQ1.5#	ICW2 Written

#### **TIMER 0 AND TIMER 3 INTERRUPT REQUESTS**

IRQ8# and IRQ0# interrupt requests are initiated by the output of Timers 0 and 3, respectively. Each of these requests is generated by an edge-detector flip-flop. The flip-flops are activated by the following conditions:

Set — Rising edge of timer output (TOUT);

Clear — Interrupt acknowledge for this request; OR Request is masked (disabled); OR Hardware Reset.

## **CHAINING AND TERMINAL COUNT INTERRUPTS**

These interrupt requests are generated by the 82370 DMA Controller. The chaining request (IRQ1#) indicates that the DMA Base Register is not loaded. The Terminal Count request (IRQ4#) indicates that a software DMA request was cleared.

#### ICW2 INTERRUPT REQUEST

Whenever an Initialization Control Word 2 (ICW2) is written to a Bank, a special ICW2 interrupt request is generated. The interrupt will be cleared when the newly programmed ICW2 Register is read. This interrupt request is in Bank A at level 1.5. This interrupt request is internally ORed with the Cascaded Request from Bank B and is always assigned a higher priority than the Cascaded Request.

This special interrupt is provided to support compatibility with the original 82C59A. A detailed description of this interrupt is discussed in the Programming section.

#### **DEFAULT INTERRUPT (IRQ7#)**

During an Interrupt Acknowledge cycle, if there is no active pending request, the PIC will automatically generate a default vector. This vector corresponds to the IRQ7# vector in bank A.

## 4.2.2 INTERRUPT OUTPUT (INT)

The INT output pin is taken directly from bank A. This signal should be tied to the Maskable Interrupt Request (INTR) of the 80376. When this signal is active (HIGH), it indicates that one or more internal/external interrupt requests are pending. The 80376 is expected to respond with an interrupt acknowledge cycle.

## 4.3 Bus Functional Description

The INT output of bank A will be activated as a result of any unmasked interrupt request. This may be a non-cascaded or cascaded request. After the PIC has driven the INT signal HIGH, the 80376 will respond by performing two interrupt acknowledge cycles. The timing diagram in Figure 4-3 shows a typical interrupt acknowledge process between the 82370 and the 80376 CPU.






Figure 4-3. Interrupt Acknowledge Cycle

After activating the INT signal, the 82370 monitors the status lines (M/IO#, D/C#, W/R#) and waits for the 80376 to initiate the first interrupt acknowledge cycle. In the 80376 environment, two successive interrupt acknowledge cycles (INTA) marked by M/IO#=LOW, D/C#=LOW, and W/R#=LOW are performed. During the first INTA cycle, the PIC will determine the highest priority request. Assuming this interrupt input has no external Slave Controller cascaded to it, the 82370 will drive the Data Bus with 00H in the first INTA cycle. During the second INTA cycle, the 82370 PIC will drive the Data Bus with the corresponding pre-programmed interrupt vector.

If the PIC determines (from the ICW3) that this interrupt input has an external Slave Controller cascaded to it, it will drive the Data Bus with the specific Slave Cascade Address (instead of 00H) during the first INTA cycle. This Slave Cascade Address is the preprogrammed content in the corresponding Vector Register. This means that no Slave Address should be chosen to be 00H. Note that the Slave Address and Interrupt Vector are different interpretations of the same thing. They are both the contents of the programmable Vector Register. During the second INTA cycle, the Data Bus will be floated so that the external Slave Controller can drive its interrupt vector on the bus. Since the Slave Interrupt Controller resides on the system bus, bus transceiver enable and direction control logic must take this into consideration.

In order to have a successful interrupt service, the interrupt request input must be held valid (LOW) until the beginning of the first interrupt acknowledge cycle. If there is no pending interrupt request when the first INTA cycle is generated, the PIC will generate a default vector, which is the IRQ7 vector (Bank A, level 7).

According to the Bus Cycle definition of the 80376, there will be four Bus Idle States between the two interrupt acknowledge cycles. These idle bus cycles will be initiated by the 80376. Also, during each interrupt acknowledge cycle, the internal Wait State Generator of the 82370 will automatically generate the required number of wait states for internal delays.

## 4.4 Modes of Operation

A variety of modes and commands are available for controlling the 82370 PIC. All of them are programmable; that is, they may be changed dynamically under software control. In fact, each bank can be programmed individually to operate in different modes. With these modes and commands, many possible configurations are conceivable, giving the user enough versatility for almost any interrupt controlled application.

This section is not intended to show how the 82370 PIC can be programmed. Rather, it describes the operation in different modes.



#### 4.4.1 END-OF-INTERRUPT

Upon completion of an interrupt service routine, the interrupted bank needs to be notified so its ISR can be updated. This allows the PIC to keep track of which interrupt levels are in the process of being serviced and their relative priorities. Three different End-Of-Interrupt (EOI) formats are available. They are: Non-Specific EOI Command, Specific EOI Command, and Automatic EOI Mode. Selection of which EOI to use is dependent upon the interrupt operations the user wishes to perform.

If the 82370 is NOT programmed in the Automatic EOI Mode, an EOI command must be issued by the 80376 to the specific 82370 PIC Controller Bank. Also, if this controller bank is cascaded to another internal bank, an EOI command must also be sent to the bank to which this bank is cascaded. For example, if an interrupt request of Bank C in the 82370 PIC is serviced, an EOI should be written into Bank C, Bank B and Bank A. If the request comes from an external interrupt controller cascaded to Bank C, then an EOI should be written into the external controller as well.

#### NON-SPECIFIC EOI COMMAND

A Non-Specific EOI command sent from the 80376 lets the 82370 PIC bank know when a service routine has been completed, without specification of its exact interrupt level. The respective interrupt bank automatically determines the interrupt level and resets the correct bit in the ISR.

To take advantage of the Non-Specific EOI, the interrupt bank must be in a mode of operation in which it can predetermine its in-service routine levels. For this reason, the Non-Specific EOI command should only be used when the most recent level acknowledged and serviced is always the highest priority level (i.e. in the Fully Nested Mode structure to be described below). When the interrupt bank receives a Non-Specific EOI command, it simply resets the highest priority ISR bit to indicate that the highest priority routine in service is finished.

Special consideration should be taken when deciding to use the Non-Specific EOI command. Here are two operating conditions in which it is best NOT used since the Fully Nested Mode structure will be destroyed:

- Using the Set Priority command within an interrupt service routine.
- Using a Special Mask Mode.

These conditions are covered in more detail in their own sections, but are listed here for reference.

#### SPECIFIC EOI COMMAND

Unlike a Non-Specific EOI command which automatically resets the highest priority ISR bit, a Specific EOI command specifies an exact ISR bit to be reset. Any one of the IRQ levels of an interrupt bank can be specified in the command.

The Specific EOI command is needed to reset the ISR bit of a completed service routine whenever the interrupt bank is not able to automatically determine it. The Specific EOI command can be used in all conditions of operation, including those that prohibit Non-Specific EOI command usage mentioned above.

#### **AUTOMATIC EOI MODE**

When programmed in the Automatic EOI Mode, the 80376 no longer needs to issue a command to notify the interrupt bank it has completed an interrupt routine. The interrupt bank accomplishes this by performing a Non-Specific EOI automatically at the end of the second INTA cycle.

Special consideration should be taken when deciding to use the Automatic EOI Mode because it may disturb the Fully Nested Mode structure. In the Automatic EOI Mode, the ISR bit of a routine in service is reset right after it is acknowledged, thus leaving no designation in the ISR that a service routine is being executed. If any interrupt request within the same bank occurs during this time and interrupts are enabled, it will get serviced regardless of its priority. Therefore, when using this mode, the 80376 should keep its interrupt request input disabled during execution of a service routine. By doing this, higher priority interrupt levels will be serviced only after the completion of a routine in service. This guideline restores the Fully Nested Mode structure. However, in this scheme, a routine in service cannot be interrupted since the host's interrupt request input is disabled.

#### 4.4.2 INTERRUPT PRIORITIES

The 82370 PIC provides various methods for arranging the interrupt priorities of the interrupt request inputs to suit different applications. The following subsections explain these methods in detail.

### 4.4.2.1 Fully Nested Mode

The Fully Nested Mode of operation is a general purpose priority mode. This mode supports a multi-level interrupt structure in which all of the Interrupt Request (IRQ) inputs within one bank are arranged from highest to lowest.



Unless otherwise programmed, the Fully Nested Mode is entered by default upon initialization. At this time, IRQ0# is assigned the highest priority (priority=0) and IRQ7# the lowest (priority=7). This default priority can be changed, as will be explained later in the Rotating Priority Mode.

When an interrupt is acknowledged, the highest priority request is determined from the Interrupt Request Register (IRR) and its vector is placed on the bus. In addition, the corresponding bit in the In-Service Register (ISR) is set to designate the routine in service. This ISR bit will remain set until the 80376 issues an End Of Interrupt (EOI) command immediately before returning from the service routine; or alternately, if the Automatic End Of Interrupt (AEOI) bit is set, the ISR bit will be reset at the end of the second INTA cycle.

While the ISR bit is set, all further interrupts of the same or lower priority are inhibited. Higher level interrupts can still generate an interrupt, which will be acknowledged only if the 80376 internal interrupt enable flip-flop has been reenabled (through software inside the current service routine).

# 4.4.2.2 Automatic Rotation-Equal Priority Devices

Automatic rotation of priorities serves in applications where the interrupting devices are of equal priority

within an interrupt bank. In this kind of environment, once a device is serviced, all other equal priority peripherals should be given a chance to be serviced before the original device is serviced again. This is accomplished by automatically assigning a device the lowest priority after being serviced. Thus, in the worst case, the device would have to wait until all other peripherals connected to the same bank are serviced before it is serviced again.

There are two methods of accomplishing automatic rotation. One is used in conjunction with the Non-Specific EOI command and the other is used with the Automatic EOI mode. These two methods are discussed below.

#### **ROTATE ON NON-SPECIFIC EOI COMMAND**

When the Rotate On Non-Specific EOI command is issued, the highest ISR bit is reset as in a normal Non-Specific EOI command. However, after it is reset, the corresponding Interrupt Request (IRQ) level is assigned the lowest priority. Other IRQ priorities rotate to conform to the Fully Nested Mode based on the newly assigned low priority.

Figure 4-4 shows how the Rotate On Non-Specific EOI command affects the interrupt priorities. Assume the IRQ priorities were assigned with IRQ0 the highest and IRQ7 the lowest. IRQ6 and IRQ4 are




Figure 4-4. Rotate On Non-Specific EOI Command



already in service but neither is completed. Being the higher priority routine, IRQ4 is necessarily the routine being executed. During the IRQ4 routine, a rotate on Non-Specific EOI command is executed. When this happens, Bit 4 in the ISR is reset. IRQ4 then becomes the lowest priority and IRQ5 becomes the highest.

## ROTATE ON AUTOMATIC EOI MODE

The Rotate On Automatic EOI Mode works much like the Rotate On Non-Specific EOI Command. The main difference is that priority rotation is done automatically after the second INTA cycle of an interrupt request. To enter or exit this mode, a Rotate-On-Automatic-EOI Set Command and Rotate-On-Automatic-EOI Clear Command is provided. After this mode is entered, no other commands are needed as in the normal Automatic EOI Mode. However, it must be noted again that when using any form of the Automatic EOI Mode, special consideration should be taken. The guideline presented in the Automatic EOI Mode also applies here.

## 4.4.2.3 Specific Rotation-Specific Priority

Specific rotation gives the user versatile capabilities in interrupt controlled operations. It serves in those applications in which a specific device's interrupt priority must be altered. As opposed to Automatic Rotation which will automatically set priorities after each interrupt request is serviced, specific rotation is completely user controlled. That is, the user selects which interrupt level is to receive the lowest or the highest priority. This can be done during the main program or within interrupt routines. Two specific ro-

tation commands are available to the user: Set Priority Command and Rotate On Specific EOI Command

#### SET PRIORITY COMMAND

The Set Priority Command allows the programmer to assign an IRQ level the lowest priority. All other interrupt levels will conform to the Fully Nested Mode based on the newly assigned low priority.

#### ROTATE ON SPECIFIC EOI COMMAND

The Rotate On Specific EOI Command is literally a combination of the Set Priority Command and the Specific EOI Command. Like the Set Priority Command, a specified IRQ level is assigned lowest priority. Like the Specific EOI Command, a specified level will be reset in the ISR. Thus, this command accomplishes both tasks in one single command.

## 4.4.2.4 Interrupt Priority Mode Summary

In order to simplify understanding the many modes of interrupt priority, Table 4-2 is provided to bring out their summary of operations.

## 4.4.3 INTERRUPT MASKING

## **VIA INTERRUPT MASK REGISTER**

Each bank in the 82370 PIC has an Interrupt Mask Register (IMR) which enhances interrupt control ca-

**Table 4-2. Interrupt Priority Mode Summary** 

Interrupt Priority	Operation Summary	Effect On Priority After EOI		
Mode	Summary	Non-Specific/Automatic	Specific	
Fully-Nested Mode	IRQ0# - Highest Priority IRQ7# - Lowest Priority	No change in priority. Highest ISR bit is reset.	Not Applicable.	
Automatic Rotation (Equal Priority Devices)	Interrupt level just serviced is the lowest priority.  Other priorities rotate to conform to Fully-Nested Mode.	Highest ISR bit is reset and the corresponding level becomes the lowest priority.	Not Applicable.	
Specific Rotation (Specific Priority Devices)	User specifies the lowest priority level. Other priorities rotate to conform to Fully-Nested Mode.	Not Applicable.	As described under "Operation Summary".	



pabilities. This IMR allows individual IRQ masking. When an IRQ is masked, its interrupt request is disabled until it is unmasked. Each bit in the 8-bit IMR disables one interrupt channel if it is set (HIGH). Bit 0 masks IRQ0, Bit 1 masks IRQ1 and so forth. Masking an IRQ channel will only disable the corresponding channel and does not affect the others' operations.

The IMR acts only on the output of the IRR. That is, if an interrupt occurs while its IMR bit is set, this request is not "forgotten". Even with an IRQ input masked, it is still possible to set the IRR. Therefore, when the IMR bit is reset, an interrupt request to the 80376 will then be generated, providing that the IRQ request remains active. If the IRQ request is removed before the IMR is reset, the Default Interrupt Vector (Bank A, level 7) will be generated during the interrupt acknowledge cycle.

#### SPECIAL MASK MODE

In the Fully Nested Mode, all IRQ levels of lower priority than the routine in service are inhibited. However, in some applications, it may be desirable to let a lower priority interrupt request to interrupt the routine in service. One method to achieve this is by using the Special Mask Mode. Working in conjunction with the IMR, the Special Mask Mode enables interrupts from all levels except the level in service. This is usually done inside an interrupt service routine by masking the level that is in service and then issuing the Special Mask Mode Command. Once the Special Mask Mode is enabled, it remains in effect until it is disabled.

#### 4.4.4 EDGE OR LEVEL INTERRUPT TRIGGERING

Each bank in the 82370 PIC can be programmed independently for either edge or level sensing for the

interrupt request signals. Recall that all IRQ inputs are active LOW. Therefore, in the edge triggered mode, an active edge is defined as an input transition from an inactive (HIGH) to active (LOW) state. The interrupt input may remain active without generating another interrupt. During level triggered mode, an interrupt request will be recognized by an active (LOW) input, and there is no need for edge detection. However, the interrupt request must be removed before the EOI Command is issued, or the 80376 must be disabled to prevent a second false interrupt from occurring.

In either modes, the interrupt request input must be active (LOW) during the first INTA cycle in order to be recognized. Otherwise, the Default Interrupt Vector will be generated at level 7 of Bank A.

#### 4.4.5 INTERRUPT CASCADING

As mentioned previously, the 82370 allows for external Slave interrupt controllers to be cascaded to any of its external interrupt request pins. The 82370 PIC indicates that an external Slave Controller is to be serviced by putting the contents of the Vector Register associated with the particular request on the 80376 Data Bus during the first INTA cycle (instead of 00H during a non-slave service). The external logic should latch the vector on the Data Bus using the INTA status signals and use it to select the external Slave Controller to be serviced (see Figure 4-5). The selected Slave will then respond to the second INTA cycle and place its vector on the Data Bus. This method requires that if external Slave Controllers are used in the system, no vector should be programmed to 00H.

Since the external Slave Cascade Address is provided on the Data Bus during INTA cycle 1, an external latch is required to capture this address for the Slave Controller. A simple scheme is depicted in Figure 4-5 below.




Figure 4-5. Slave Cascade Address Capturing



## 4.4.5.1 Special Fully Nested Mode

This mode will be used where cascading is employed and the priority is to be conserved within each Slave Controller. The Special Fully Nested Mode is similar to the "regular" Fully Nested Mode with the following exceptions:

- When an interrupt request from a Slave Controller is in service, this Slave Controller is not locked out from the Master's priority logic. Further interrupt requests from the higher priority logic within the Slave Controller will be recognized by the 82370 PIC and will initiate interrupts to the 80376. In comparing to the "regular" Fully Nested Mode, the Slave Controller is masked out when its request is in service and no higher requests from the same Slave Controller can be serviced.
- Before exiting the interrupt service routine, the software has to check whether the interrupt serviced was the only request from the Slave Controller. This is done by sending a Non-Specific EOI Command to the Slave Controller and then reading its In Service Register. If there are no requests in the Slave Controller, a Non-Specific EOI can be sent to the corresponding 82370 PIC bank also. Otherwise, no EOI should be sent.

### 4.4.6 READING INTERRUPT STATUS

The 82370 PIC provides several ways to read different status of each interrupt bank for more flexible interrupt control operations. These include polling the highest priority pending interrupt request and reading the contents of different interrupt status registers.

#### 4.4.6.1 Poll Command

The 82370 PIC supports status polling operations with the Poll Command. In a Poll Command, the pending interrupt request with the highest priority can be determined. To use this command, the INT output is not used, or the 80376 interrupt is disabled. Service to devices is achieved by software using the Poll Command.

This mode is useful if there is a routine command common to several levels so that the INTA sequence is not needed. Another application is to use the Poll Command to expand the number of priority levels.

Notice that the ICW2 mechanism is not supported for the Poll Command. However, if the Poll Command is used, the programmable Vector Registers are of no concern since no INTA cycle will be generated.

## 4.4.6.2 Reading Interrupt Registers

The contents of each interrupt register (IRR, ISR, and IMR) can be read to update the user's program on the present status of the 82370 PIC. This can be a versatile tool in the decision making process of a service routine, giving the user more control over interrupt operations.

The reading of the IRR and ISR contents can be performed via the Operation Control Word 3 by using a Read Status Register Command and the content of IMR can be read via a simple read operation of the register itself.

## 4.5 Register Set Overview

Each bank of the 82370 PIC consists of a set of 8-bit registers to control its operations. The address map of all the registers is shown in Table 4-3 below. Since all three register sets are identical in functions, only one set will be described.

Functionally, each register set can be divided into five groups. They are: the four Initialization Command Words (ICW's), the three Operation Control Words (OCW's), the Poll/Interrupt Request/In-Service Register, the Interrupt Mask Register, and the Vector Registers. A description of each group follows.

Table 4-3. Interrupt Controller Register Address Map

Port Address		Access	Register Description	
muliowi ee b	DE ROPETRA CONVIV	ICW1, This command	suel ens aten. Trate are lour	
	20H	Write	Bank B ICW1, OCW2, or OCW3	
incde or so		Read los of -	Bank B Poll, Request or In-Service Status Register	
nda is to 1	21H	Write	Bank B ICW2, ICW3, ICW4, OCW1	
Lebom-ebi		Read	Bank B Mask Register	
7	22H	Read	Bank B ICW2	
	28H	Read/Write	IRQ8 Vector Register	
(MOO) 80	29H	Read/Write	IRQ9 Vector Register	
v sologed to	2AH	Read/Write	Reserved	
steb yd ep	2BH	Read/Write	IRQ11 Vector Register	
reques	2CH	Read/Write	IRQ12 Vector Register	
nept bank o	2DH	Read/Write	IRQ13 Vector Register	
gen eus A	2EH	Read/Write	IRQ14 Vector Register	
ARTERIO DE LA COMO	2FH	Read/Write	IRQ15 Vector Register	
WOO ILE JEH	AOH	Write	Bank C ICW1, OCW2, or OCW3	
by the OCW	bullovingo enom	Read	Bank C Poll, Request or In-Service Status Register	
	A1H	Write	Bank C ICW2, ICW3, ICW4, OCW1	
		Read	Bank C Mask Register	
	A2H	Read	Bank C ICW2	
7	AOLI	Dead (M/site	IRQ16 Vector Register	
	A9H	Read/Write	IRQ17 Vector Register	
	AAH	Read/Write	IRQ18 Vector Register	
	ABH	Read/Write	IRQ19 Vector Register	
	ACH	Read/Write	IRQ20 Vector Register	
	ADH	Read/Write	IRQ21 Vector Register	
	AEH	Read/Write	IRQ22 Vector Register	
	AFH	Read/Write	IRQ23 Vector Register	
citions. It product	30H	Write	Bank A ICW1, OCW2, or OCW3	
retelog VIC	O eid to the	Read	Bank A Poll, Request or In-Service	
t pribace		neau	Status Register	
unistral orthis	31H	Write	Bank A ICW2, ICW3, ICW4, OCW1	
.ylnoris t	yell be discussed	Read	Bank A Mask Register	
	32H	Read	Bank ICW2	
	38H	Read/Write		
			IRQ0 Vector Register	
AUTORICA AUTORICA	39H 3AH	Read/Write Read/Write	IRQ1 Vector Register	
movesion ape			IRQ1.5 Vector Register	
nidanco insa	3BH	Read/Write	IRQ3 Vector Register	
	3CH	Read/Write	IRQ4 Vector Register	
	3DH	Read/Write	Reserved	
	3EH	Read/Write	Reserved	
bear ed d	3FH	Read/Write	IRQ7 Vector Register	



## 4.5.1 INITIALIZATION COMMAND WORDS (ICW)

Before normal operation can begin, the 82370 PIC must be brought to a known state. There are four 8-bit Initialization Command Words in each interrupt bank to setup the necessary conditions and modes for proper operation. Except for the second command word (ICW2) which is a read/write register, the other three are write-only registers. Without going into detail of the bit definitions of the command words, the following subsections give a brief description of what functions each command word controls.

#### ICW1

The ICW1 has three major functions. They are:

- To select between the two IRQ input triggering modes (edge- or level-triggered);
- To designate whether or not the interrupt bank is to be used alone or in the cascade mode. If the cascade mode is desired, the interrupt bank will accept ICW3 for further cascade mode programming. Otherwise, no ICW3 will be accepted;
- To determine whether or not ICW4 will be issued; that is, if any of the ICW4 operations are to be used.

#### ICW2

ICW2 is provided for compatibility with the 82C59A only. Its contents do not affect the operation of the interrupt bank in any way. Whenever the ICW2 of any of the three banks is written into, an interrupt is generated from bank A at level 1.5. The interrupt request will be cleared after the ICW2 register has been read by the 80376. The user is expected to program the corresponding vector register or to use it as an indicator that an attempt was made to alter the contents. Note that each ICW2 register has different addresses for read and write operations.

#### ICW3

The interrupt bank will only accept an ICW3 if programmed in the external cascade mode (as indicated in ICW1). ICW3 is used for specific programming within the cascade mode. The bits in ICW3 indicate which interrupt request inputs have a Slave cascaded to them. This will subsequently affect the interrupt vector generation during the interrupt acknowledge cycles as described previously.

#### ICW4

The ICW4 is accepted only if it was selected in ICW1. This command word register serves two functions:

- To select either the Automatic EOI mode or software FOI mode:
- To select if the Special Nested mode is to be used in conjunction with the cascade mode.

## 4.5.2 OPERATION CONTROL WORDS (OCW)

Once initialized by the ICW's, the interrupt banks will be operating in the Fully Nested Mode by default and they are ready to accept interrupt requests. However, the operations of each interrupt bank can be further controlled or modified by the use of OCW's. Three OCW's are available for programming various modes and commands. Note that all OCW's are 8-bit write-only registers.

The modes and operations controlled by the OCW's are:

- Fully Nested Mode:
- Rotating Priority Mode;
- Special Mask Mode;
- Poll Mode:
- EOI Commands;
- Read Status Commands.

## OCW1

OCW1 is used solely for masking operations. It provides a direct link to the Internal Mask Register (IMR). The 80376 can write to this OCW register to enable or disable the interrupt inputs. Reading the pre-programmed mask can be done via the Interrupt Mask Register which will be discussed shortly.

## OCW2

OCW2 is used to select End-Of-Interrupt, Automatic Priority Rotation, and Specific Priority Rotation operations. Associated commands and modes of these operations are selected using the different combinations of bits in OCW2.

Specifically, the OCW2 is used to:

- Designate an interrupt level (0-7) to be used to reset a specific ISR bit or to set a specific priority. This function can be enabled or disabled;
- Select which software EOI command (if any) is to be executed (i.e. Non-Specific or Specific EOI);
- Enable one of the priority rotation operations (i.e. Rotate On Non-Specific EOI, Rotate On Automatic EOI, or Rotate On Specific EOI).



#### OCW3

There are three main categories of operation that OCW3 controls. They are summarized as follows:

- To select and execute the Read Status Register Commands, either reading the Interrupt Request Register (IRR) or the In-Service Register (ISR);
- To issue the Poll Command. The Poll Command will override a Read Register Command if both functions are enabled simultaneously;
- To set or reset the Special Mask Mode.

# 4.5.3 POLL/INTERRUPT REQUEST/IN-SERVICE STATUS REGISTER

As the name implies, this 8-bit read-only register has multiple functions. Depending on the command issued in the OCW3, the content of this register reflects the result of the command executed. For a Poll Command, the register read contains the binary code of the highest priority level requesting service (if any). For a Read IRR Command, the register content will show the current pending interrupt request(s). Finally, for a Read ISR Command, this register will specify all interrupt levels which are being serviced.

### 4.5.4 INTERRUPT MASK REGISTER (IMR)

This is a read-only 8-bit register which, when read, will specify all interrupt levels within the same bank that are masked.

#### 4.5.5 VECTOR REGISTERS (VR)

Each interrupt request input has an 8-bit read/write programmable vector register associated with it. The registers should be programmed to contain the interrupt vector for the corresponding request. The contents of the Vector Register will be placed on the Data Bus during the INTA cycles as described previously.

## 4.6 Programming

Programming the 82370 PIC is accomplished by using two types of command words: ICW's and OCW's. All modes and commands explained in the previous sections are programmable using the ICW's and OCW's. The ICW's are issued from the 80376 in a sequential format and are used to setup the banks in the 82370 PIC in an initial state of operation. The OCW's are issued as needed to vary and control the 82370 PIC's operations.

Both ICW's and OCW's are sent by the 80376 to the interrupt banks via the Data Bus. Each bank distinguishes between the different ICW's and OCW's by the I/O address map, the sequence they are issued (ICW's only), and by some dedicated bits among the ICW's and OCW's.

An example of programming the 82370 interrupt controllers is given in Appendix C (Programming the 82370 Interrupt Controllers).

All three interrupt banks are programmed in a similar way. Therefore, only a single bank will be described in the following sections.

## 4.6.1 INITIALIZATION (ICW)

Before normal operation can begin, each bank must be initialized by programming a sequence of two to four bytes written into the ICW's.

Figure 4-6 shows the initialization flow for an interrupt bank. Both ICW1 and ICW2 must be issued for any form of operation. However, ICW3 and ICW4 are used only if designated in ICW1. Once initialized, if any programming changes within the ICW's are to be made, the entire ICW sequence must be reprogrammed, not just an individual ICW.

Note that although the ICW2's in the 82370 PIC do not effect the Bank's operation, they still must be programmed in order to preserve the compatibility with the 82C59A. The contents programmed are not relevant to the overall operations of the interrupt banks. Also, whenever one of the three ICW2's is programmed, an interrupt level 1.5 in Bank A will be generated. This interrupt request will be cleared upon reading of the ICW2 registers. Since the three ICW2's share the same interrupt level and the system may not know the origin of the interrupt, all three ICW2's must be read.






Figure 4-6. Initialization Sequence

Certain internal setup conditions occur automatically within the interrupt bank after the first ICW (ICW1) has been issued. These are:

- The edge sensitive circuit is reset, which means that following initialization, an interrupt request input must make a HIGH-to-LOW transition to generate an interrupt;
- The Interrupt Mask Register (IMR) is cleared; that is, all interrupt inputs are enabled;
- IRQ7 input of each bank is assigned priority 7 (lowest);
- Special Mask Mode is cleared and Status Read is set to IRR;
- If no ICW4 is needed, then no Automatic-EOI is selected.

## 4.6.2 VECTOR REGISTERS (VR)

Each interrupt request input has a separate Vector Register. These Vector Registers are used to store the pre-programmed vector number corresponding to their interrupt sources. In order to guarantee proper interrupt handling, all Vector Registers must be programmed with the predefined vector numbers. Since an interrupt request will be generated whenever an ICW2 is written during the initialization sequence, it is important that the Vector Register of IRQ1.5 in Bank A should be initialized and the interrupt service routine of this vector is set up before the ICW's are written.



#### 4.6.3 OPERATION CONTROL WORDS (OCW)

After the ICW's are programmed, the operations of each interrupt controller bank can be changed by writing into the OCW's as explained before. There is no special programming sequence required for the OCW's. Any OCW may be written at any time in order to change the mode of or to perform certain operations on the interrupt banks.

## 4.6.3.1 Read Status and Poll Commands (OCW3)

Since the reading of IRR and ISR status as well as the result of a Poll Command are available on the same read-only Status Register, a special Read Status/Poll Command must be issued before the Poll/Interrupt Request/In-Service Status Register is read. This command can be specified by writing the required control word into OCW3. As mentioned earlier, if both the Poll Command and the Status Read Command are enabled simultaneously, the Poll Command will override the Status Read. That is, after the command execution, the Status Register will contain the result of the Poll Command.


Note that for reading IRR and ISR, there is no need to issue a Read Status Command to the OCW3 every time the IRR or ISR is to be read. Once a Read Status Command is received by the interrupt bank, it "remembers" which register is selected. However, this is not true when the Poll Command is used.

In the Poll Command, after the OCW3 is written, the 82370 PIC treats the next read to the Status Register as an interrupt acknowledge. This will set the appropriate IS bit if there is a request and read the priority level. Interrupt Request input status remains unchanged from the Poll Command to the Status Read.


In addition to the above read commands, the Interrupt Mask Register (IMR) can also be read. When read, this register reflects the contents of the preprogrammed OCW1 which contains information on which interrupt request(s) is(are) currently disabled.

## 4.7 Register Bit Definition

## **INITIALIZATION COMMAND WORD 1 (ICW1)**




#### **INITIALIZATION COMMAND WORD 2 (ICW2)**






## INITIALIZATION COMMAND WORD 3 (ICW3)


#### ICW3 for Bank A:




#### ICW3 for Bank B:



#### ICW3 for Bank C:




## **INITIALIZATION COMMAND WORD 4 (ICW4)**







## **OPERATION CONTROL WORD 1 (OCW1)**



## **OPERATION CONTROL WORD 2 (OCW2)**



### **OPERATION CONTROL WORD 3 (OCW3)**




- ESMM Enable Special Mask Mode. When this bit is set to 1, it enables the SMM bit to set or reset the Special Mask Mode. When this bit is set to 0, SMM bit becomes don't care.
- SMM Special Mask Mode. If ESMM = 1 and SMM = 1, the interrupt controller bank will enter Special Mask Mode. If ESMM = 1 and SMM = 0, the bank will revert to normal mask mode. When ESMM = 0, SMM has no effect.




### POLL/INTERRUPT REQUEST/IN-SERVICE STATUS REGISTER

#### **Poll Command Status**




### **Interrupt Request Status**




#### NOTE:

Although all Interrupt Request inputs are active LOW, the internal logical will invert the state of the pins so that when there is a pending interrupt request at the input, the corresponding IRQ bit will be set to HIGH in the Interrupt Request Status register.

#### **In-Service Status**



#### **VECTOR REGISTER (VR)**





**Table 4-4. Register Operational Summary** 

Operational Description	Command Words	Bits
Fully Nested Mode	OCW-Default	200
Non-specific EOI Command	OCW2	EOI
Specific EOI Command	OCW2	SL, EOI, L0-L2
Automatic EOI Mode	ICW1, ICW4	IC4, AEOI
Rotate On Non-Specific EOI Command	OCW2	EOI
Rotate On Automatic EOI Mode	OCW2	R, SL, EOI
Set Priority Command	OCW2	L0-L2
Rotate On Specific EOI Command	OCW2	R, SL, EOI
Interrupt Mask Register	OCW1	M0-M7
Special Mask Mode	OCW3	ESMM, SMM
Level Triggered Mode	ICW1	LTIM
Edge Triggered Mode	ICW1	LTIM
Read Register Command, IRR	OCW3	RR, RIS
Read Register Command, ISR	OCW3	RR, RIS
Read IMR	IMR	M0-M7
Poll Command	OCW3	Р изат
Special Fully Nested Mode	ICW1, ICW4	IC4, SFNM

## 4.8 Register Operational Summary

For ease of reference, Table 4-4 gives a summary of the different operating modes and commands with their corresponding registers.

## 5.0 PROGRAMMABLE INTERVAL TIMER

## 5.1 Functional Description

The 82370 contains four independently Programmable Interval Timers: Timer 0-3. All four timers are functionally compatible to the Intel 82C54. The first three timers (Timer 0-2) have specific functions. The fourth timer, Timer 3, is a general purpose timer. Table 5-1 depicts the functions of each timer. A brief description of each timer's function follows.

Table 5-1. Programmable Interval Timer Functions

Timer	Output	Function
0	IRQ8	Event Based IRQ8 Generator
1	TOUT1/REF#	Gen. Purpose/DRAM Refresh Req.
2	TOUT2/IRQ3#	Gen. Purpose/Speaker Out/IRQ3#
3	TOUT3#	Gen. Purpose/IRQ0 Generator

## TIMER 0—Event Based Interrupt Request 8 Generator

Timer 0 is intended to be used as an Event Counter. The output of this timer will generate an Interrupt Request 8 (IRQ8) upon a rising edge of the timer output (TOUT0). Normally, this timer is used to implement a time-of-day clock or system tick. The Timer 0 output is not available as an external signal.

### TIMER 1—General Purpose/DRAM Refresh Request

The output of Timer 1, TOUT1, can be used as a general purpose timer or as a DRAM Refresh Request signal. The rising edge of this output creates a DRAM refresh request to the 82370 DRAM Refresh Controller. Upon reset, the Refresh Request function is disabled, and the output pin is the Timer 1 output.

#### TIMER 2—General Purpose/Speaker Out/IRQ3#

The Timer 2 output, TOUT2#, could be used to support tone generation to an external speaker. This pin is a bidirectional signal. When used as an input, a logic LOW asserted at this pin will generate an Interrupt Request 3 (IRQ3#) (see Programmable Interrupt Controller).






Figure 5-1. Block Diagram of Programmable Interval Timer

## TIMER 3—General Purpose/Interrupt Request 0 Generator

The output of Timer 3 is fed to an edge detector and generates an Interrupt Request 0 (IRQ0) in the 82370. The inverted output of this timer (TOUT3#) is also available as an external signal for general purpose use.

#### **5.1.1 INTERNAL ARCHITECTURE**

The functional block diagram of the Programmable Interval Timer section is shown in Figure 5-1. Following is a description of each block.

#### **DATA BUFFER & READ/WRITE LOGIC**

This part of the Programmable Interval Timer is used to interface the four timers to the 82370 internal bus. The Data Buffer is for transferring commands and data between the 8-bit internal bus and the timers.

The Read/Write Logic accepts inputs from the internal bus and generates signals to control other functional blocks within the timer section.

#### CONTROL WORD REGISTERS I & II

The Control Word Registers are write-only registers. They are used to control the operating modes of the timers. Control Word Register I controls Timers 0, 1 and 2, and Control Word Register II controls Timer 3. Detailed description of the Control Word Registers will be included in the Register Set Overview section.

## COUNTER 0, COUNTER 1, COUNTER 2, COUNTER 3

Counters 0, 1, 2, and 3 are the major parts of Timers 0, 1, 2, and 3, respectively. These four functional blocks are identical in operation, so only a single counter will be described. The internal block diagram of one counter is shown in Figure 5-2.






Figure 5-2. Internal Block Diagram of a Counter

The four counters share a common clock input (CLKIN), but otherwise are fully independent. Each counter is programmable to operate in a different mode.

Although the Control Word Register is shown in the figure, it is not part of the counter itself. Its programmed contents are used to control the operations of the counters.

The Status Register, when latched, contains the current contents of the Control Word Register and status of the output and Null Count Flag (see Read Back Command).

The Counting Element (CE) is the actual counter. It is a 16-bit presettable synchronous down counter.

The Output Latches (OL) contain two 8-bit latches (OLM and OLL). Normally, these latches "follow" the content of the CE. OLM contains the most significant byte of the counter and OLL contains the least significant byte. If the Counter Latch Command is sent to the counter, OL will latch the present count until read by the 80376 and then return to follow the CE. One latch at a time is enabled by the timer's Control Logic to drive the internal bus. This is how the 16-bit Counter communicates over the 8-bit internal bus. Note that CE cannot be read. Whenever the count is read, it is one of the OL's that is being read.

When a new count is written into the counter, the value will be stored in the Count Registers (CR), and transferred to CE. The transferring of the contents from CR's to CE is defined as "loading" of the counter. The Count Register contains two 8-bit registers: CRM (which contains the most significant byte) and CRL (which contains the least significant byte). Similar to the OL's, the Control Logic allows one register at a time to be loaded from the 8-bit internal bus. However, both bytes are transferred from the CR's to the CE simultaneously. Both CR's are cleared when the Counter is programmed. This way, if the Counter has been programmed for one byte count (either the most significant or the least significant byte only), the other byte will be zero. Note that CE cannot be written into directly. Whenever a count is written, it is the CR that is being written.

As shown in the diagram, the Control Logic consists of three signals: CLKIN, GATE, and OUT. CLKIN and GATE will be discussed in detail in the section that follows. OUT is the internal output of the counter. The external outputs of some timers (TOUT) are the inverted version of OUT (see TOUT1, TOUT2#, TOUT3#). The state of OUT depends on the mode of operation of the timer.



## 5.2 Interface Signals

#### 5.2.1 CLKIN

CLKIN is an input signal used by all four timers for internal timing reference. This signal can be independent of the 82370 system clock, CLK2. In the following discussion, each "CLK Pulse" is defined as the time period between a rising edge and a falling edge, in that order, of CLKIN.

During the rising edge of CLKIN, the state of GATE is sampled. All new counts are loaded and counters are decremented on the falling edge of CLKIN.

#### 5.2.2 TOUT1, TOUT2#, TOUT3#

TOUT1, TOUT2# and TOUT3# are the external output signals of Timer 1, Timer 2 and Timer 3, respectively. TOUT2# and TOUT3# are the inverted signals of their respective counter outputs, OUT. There is no external output for Timer 0.

If Timer 2 is to be used as a tone generator of a speaker, external buffering must be used to provide sufficient drive capability.

The Outputs of Timer 2 and 3 are dual function pins. The output pin of Timer 2 (TOUT2#/IRQ3#), which is a bidirectional open-collector signal, can also be used as interrupt request input. When the interrupt function is enabled (through the Programmable Interrupt Controller), a LOW on this input will generate an Interrupt Request 3# to the 82370 Programmable Interrupt Controller. This pin has a weak internal pull-up resistor. To use the IRQ3# function, Timer 2 should be programmed so that OUT2 is LOW. Additionally, OUT3 of Timer 3 is connected to an edge detector which will generate an Interrupt Request 0 (IRQ0) to the 82370 after the rising edge of OUT3 (see Figure 5-1).

#### 5.2.3 GATE

GATE is not an externally controllable signal. Rather, it can be software controlled with the Internal Control Port. The state of GATE is always sampled on the rising edge of CLKIN. Depending on the mode of operation, GATE is used to enable/disable counting or trigger the start of an operation.

For Timer 0 and 1, GATE is always enabled (HIGH). For Timer 2 and 3, GATE is connected to Bit 0 and 6, respectively, of an Internal Control Port (at address 61H) of the 82370. After a hardware reset, the state of GATE of Timer 2 and 3 is disabled (LOW).

## 5.3 Modes of Operation

Each timer can be independently programmed to operate in one of six different modes. Timers are programmed by writing a Control Word into the Control Word Register followed by an Initial Count (see Programming).

The following are defined for use in describing the different modes of operation.

CLK Pulse— A rising edge, then a falling edge, in that order, of CLKIN.

Trigger- A rising edge of a timer's GATE input.

Timer/Counter Loading— The transfer of a count from Count Register (CR) to Count Element (CE).

## 5.3.1 MODE 0-INTERRUPT ON TERMINAL COUNT

Mode 0 is typically used for event counting. After the Control Word is written, OUT is initially LOW, and will remain LOW until the counter reaches zero. OUT then goes HIGH and remains HIGH until a new count or a new Mode 0 Control Word is written into the counter.

In this mode, GATE=HIGH enables counting; GATE = LOW disables counting. However, GATE has no effect on OUT.


After the Control Word and initial count are written to a timer, the initial count will be loaded on the next CLK pulse. This CLK pulse does not decrement the count, so for an initial count of N, OUT does not go HIGH until N+1 CLK pulses after the initial count is written.

If a new count is written to the timer, it will be loaded on the next CLK pulse and counting will continue from the new count. If a two-byte count is written, the following happens:

- 1. Writing the first byte disables counting, OUT is set LOW immediately (i.e. no CLK pulse required).
- 2. Writing the second byte allows the new count to be loaded on the next CLK pulse.

This allows the counting sequence to be synchronized by software. Again, OUT does not go HIGH until N+1 CLK pulses after the new count of N is written.





#### NOTES

The following conventions apply to all mode timing diagrams.

- 1. Counters are programmed for binary (not BCD) counting and for reading/writing least significant byte (LSB) only.
- 2. The counter is always selected (CS# always low).
- 3. CW stands for "Control Word"; CW = 10 means a control word of 10, Hex is written to the counter.
- 4. LSB stands for "Least significant byte" of count.
- 5. Numbers below diagrams are count values.

The lower number is the least significant byte.

The upper number is the most significant byte. Since the counter is programmed to read/write LSB only, the most significant byte cannot be read.

N stands for an undefined count.

Vertical lines show transitions between count values.

#### Figure 5-3. Mode 0

If an initial count is written while GATE is LOW, the counter will be loaded on the next CLK pulse. When GATE goes HIGH, OUT will go HIGH N CLK pulses later; no CLK pulse is needed to load the counter as this has already been done.

## 5.3.2 MODE 1-GATE RETRIGGERABLE ONE-SHOT

In this mode, OUT will be initially HIGH. OUT will go LOW on the CLK pulse following a trigger to start the

one-shot operation. The OUT signal will then remain LOW until the timer reaches zero. At this point, OUT will stay HIGH until the next trigger comes in. Since the state of GATE signals of Timer 0 and 1 are internally set to HIGH.

After writing the Control Word and initial count, the timer is considered "armed". A trigger results in loading the timer and setting OUT LOW on the next CLK pulse. Therefore, an initial count of N will result in a one-shot pulse width of N CLK cycles. Note






Figure 5-4. Mode 1

that this one-shot operation is retriggerable; i.e. OUT will remain LOW for N CLK pulses after every trigger. The one-shot operation can be repeated without rewriting the same count into the timer.

If a new count is written to the timer during a oneshot operation, the current one-shot pulse width will not be affected until the timer is retriggered. This is because loading of the new count to CE will occur only when the one-shot is triggered.

#### 5.3.3 MODE 2-RATE GENERATOR

This mode is a divide-by-N counter. It is typically used to generate a Real Time Clock interrupt. OUT will initially be HIGH. When the initial count has dec-

remented to 1, OUT goes LOW for one CLK pulse, then OUT goes HIGH again. Then the timer reloads the initial count and the process is repeated. In other words, this mode is periodic since the same sequence is repeated itself indefinitely. For an initial count of N, the sequence repeats every N CLK cycles.

Similar to Mode 0, GATE=HIGH enables counting, where GATE=LOW disables counting. If GATE goes LOW during an output pulse (LOW), OUT is set HIGH immediately. A trigger (rising edge on GATE) will reload the timer with the initial count on the next CLK pulse. Then, OUT will go LOW (for one CLK pulse) N CLK pulses after the new trigger. Thus, GATE can be used to synchronize the timer.






Figure 5-5. Mode 2

After writing a Control Word and initial count, the timer will be loaded on the next CLK pulse. OUT goes LOW (for one CLK pulse) N CLK pulses after the initial count is written. This is another way the timer may be synchronized by software.

Writing a new count while counting does not affect the current counting sequence because the new count will not be loaded until the end of the current counting cycle. If a trigger is received after writing a

new count but before the end of the current period, the timer will be loaded with the new count on the next CLK pulse after the trigger, and counting will continue with the new count.

#### 5.3.4 MODE 3-SQUARE WAVE GENERATOR

Mode 3 is typically used for Baud Rate generation. Functionally, this mode is similar to Mode 2 except



for the duty cycle of OUT. In this mode, OUT will be initially HIGH. When half of the initial count has expired, OUT goes low for the remainder of the count. The counting sequence will be repeated, thus this mode is also periodic. Note that an initial count of N results in a square wave with a period of N CLK pulses.

The GATE input can be used to synchronize the timer. GATE=HIGH enables counting; GATE=LOW disables counting. If GATE goes LOW while OUT is LOW, OUT is set HIGH immediately (i.e. no CLK pulse is required). A trigger reloads the timer with the initial count on the next CLK pulse.

After writing a Control Word and initial count, the timer will be loaded on the next CLK pulse. This allows the timer to be synchronized by software.

Writing a new count while counting does not affect the current counting sequence. If a trigger is received after writing a new count but before the end of the current half-cycle of the square wave, the timer will be loaded with the new count on the next CLK pulse and counting will continue from the new count. Otherwise, the new count will be loaded at the end of the current half-cycle.

There is a slight difference in operation depending on whether the initial count is EVEN or ODD. The following description is to show exactly how this mode is implemented.

#### **EVEN COUNTS:**

OUT is initially HIGH. The initial count is loaded on one CLK pulse and is decremented by two on succeeding CLK pulses. When the count expires (decremented to 2), OUT changes to LOW and the timer is reloaded with the initial count. The above process is repeated indefinitely.

#### ODD COUNTS:

OUT is initially HIGH. The initial count minus one (which is an even number) is loaded on one CLK pulse and is decremented by two on succeeding CLK pulses. One CLK pulse after the count expires (decremented to 2), OUT goes LOW and the timer is loaded with the initial count minus one again. Succeeding CLK pulses decrement the count by two. When the count expires, OUT goes HIGH immediately and the timer is reloaded with the initial count minus one. The above process is repeated indefinitely. So for ODD counts, OUT will HIGH or (N+1)/2 counts and LOW for (N-1)/2 counts.






Figure 5-6. Mode 3

## 5.3.5 MODE 4-INITIAL COUNT TRIGGERED STROBE


This mode allows a strobe pulse to be generated by writing an initial count to the timer. Initially, OUT will be HIGH. When a new initial count is written into the timer, the counting sequence will begin. When the initial count expires (decremented to 1), OUT will go LOW for one CLK pulse and then go HIGH again.

Again, GATE=HIGH enables counting while GATE = LOW disables counting. GATE has no effect on OUT.

After writing the Control Word and initial count, the timer will be loaded on the next CLK pulse. This CLK pulse does not decrement the count, so for an initial count of N, OUT does not strobe LOW until N+1 CLK pulses after initial count is written.

If a new count is written during counting, it will be loaded in the next CLK pulse and counting will continue from the new count.





MIC man ed no boose ed Figure 5-7. Mode 4

If a two-byte count is written, the following will occur:

- 1. Writing the first byte has no effect on counting.
- 2. Writing the second byte allows the new count to be loaded on the next CLK pulse.

OUT will strobe LOW N+1 CLK pulses after the new count of N is written. Therefore, when the strobe pulse will occur after a trigger depends on the value of the initial count loaded.

## 5.3.6 MODE 5-GATE RETRIGGERABLE STROBE

Mode 5 is very similar to Mode 4 except the count sequence is triggered by the gate signal instead of

by writing an initial count. Initially, OUT will be HIGH. Counting is triggered by a rising edge of GATE. When the initial count has expired (decremented to 1), OUT will go LOW for one CLK pulse and then go HIGH again.

After loading the Control Word and initial count, the Count Element will not be loaded until the CLK pulse after a trigger. This CLK pulse does not decrement the count. Therefore, for an initial count of N, OUT does not strobe LOW until N+1 CLK pulses after a trigger.






Figure 5-8. Mode 5

The counting sequence is retriggerable. Every trigger will result in the timer being loaded with the initial count on the next CLK pulse.

If the new count is written during counting, the current counting sequence will not be affected. If a trigger occurs after the new count is written but before the current count expires, the timer will be loaded with the new count on the next CLK pulse and a new count sequence will start from there.

#### 5.3.7 OPERATION COMMON TO ALL MODES

#### 5.3.7.1 GATE

The GATE input is always sampled on the rising edge of CLKIN. In Modes 0, 2, 3 and 4, the GATE input is level sensitive. The logic level is sampled on the rising edge of CLKIN. In Modes 1, 2, 3 and 5, the GATE input is rising edge sensitive. In these modes,



#### **Summary of Gate Operations**

Mode	GATE LOW or Going LOW	GATE Rising	HIGH
0	Disable count	No Effect	Enable count
1	No Effect	Initiate count     Reset output     after next clock	No Effect
2	Disable count     Sets output HIGH	Initiate count	Enable count
3	immediately 1. Disable count 2. Sets output HIGH	Initiate count	Enable count
4	immediately Disable count	No Effect	Enable count
5	No Effect	Initiate count	No Effect

a rising edge of GATE (trigger) sets an edge sensitive flip-flop in the timer. The flip-flop is reset immediately after it is sampled. This way, a trigger will be detected no matter when it occurs; i.e. a HIGH logic level does not have to be maintained until the next rising edge of CLKIN. Note that in Modes 2 and 3, the GATE input is both edge and level sensitive.

#### 5.3.7.2 Counter

New counts are loaded and counters are decremented on the falling edge of CLKIN. The largest possible initial count is 0. This is equivalent to 2\*\*16 for binary counting and 10\*\*4 for BCD counting.

Note that the counter does not stop when it reaches zero. In Modes 0, 1, 4 and 5, the counter 'wraps around' to the highest count: either FFFF Hex for binary counting or 9999 for BCD counting, and continues counting. Modes 2 and 3 are periodic. The counter reloads itself with the initial count and continues counting from there.

The minimum and maximum initial count in each counter depends on the mode of operation. They are summarized below.

Mode	Min	Max
0	1	0
no delonis	a avtivis	0
2	2	0
3 40 0	2	0
E \$4 .88b	Mirth Ha Mil	0
5	anes pabe	0

#### 5.4 Register Set Overview

The Programmable Interval Timer module of the 82370 contains a set of six registers. The port address map of these registers is shown in Table 5-2.

Table 5-2. Timer Register Port Address Map

Port Address	Description
40H	Counter 0 Register (read/write)
41H	Counter 1 Register (read/write)
42H	Counter 2 Register (read/write)
43H	Control Word Register I (Counter 0, 1 & 2) (write-only)
44H	Counter 3 Register (read/write)
45H	Reserved
46H	Reserved
47H	Control Word Register II (Counter 3) (write-only)

#### **5.4.1 COUNTER 0, 1, 2, 3 REGISTERS**

These four 8-bit registers are functionally identical. They are used to write the initial count value into the respective timer. Also, they can be used to read the latched count value of a timer. Since they are 8-bit registers, reading and writing of the 16-bit initial count must follow the count format specified in the Control Word Registers; i.e. least significant byte only, most significant byte only, or least significant byte then most significant byte (see Programming).

#### 5.4.2 CONTROL WORD REGISTER I & II

There are two Control Word Registers associated with the Timer section. One of the two registers (Control Word Register I) is used to control the operations of Counters 0, 1 and 2 and the other (Control Word Register II) is for Counter 3. The major functions of both Control Word Registers are listed below:



- Select the timer to be programmed.
- Define which mode the selected timer is to operate in.
- Define the count sequence; i.e. if the selected timer is to count as a Binary Counter or a Binary Coded Decimal (BCD) Counter.
- Select the byte access sequence during timer read/write operations; i.e. least significant byte only, most significant only, or least significant byte first, then most significant byte.

Also, the Control Word Registers can be programmed to perform a Counter Latch Command or a Read Back Command which will be described later.

### 5.5 Programming

#### 5.5.1 INITIALIZATION

Upon power-up or reset, the state of all timers is undefined. The mode, count value, and output of all timers are random. From this point on, how each timer operates is determined solely by how it is programmed. Each timer must be programmed before it can be used. Since the outputs of some timers can generate interrupt signals to the 82370, all timers should be initialized to a known state.

Counters are programmed by writing a Control Word into their respective Control Word Registers. Then, an Initial Count can be written into the corresponding Count Register. In general, the programming procedure is very flexible. Only two conventions need to be remembered:

- 1. For each timer, the Control Word must be written before the initial count is written.
- 2. The 16-bit initial count must follow the count format specified in the Control Word (least significant byte only, most significant byte only, or least significant byte first, followed by most significant byte).

Since the two Control Word Registers and the four Counter Registers have separate addresses, and each timer can be individually selected by the appropriate Control Word Register, no special instruction sequence is required. Any programming sequence that follows the conventions above is acceptable.

A new initial count may be written to a timer at any time without affecting the timer's programmed mode in any way. Count sequence will be affected as described in the Modes of Operation section. Note that the new count must follow the programmed count format

If a timer is previously programmed to read/write two-byte counts, the following precaution applies. A program must not transfer control between writing the first and second byte to another routine which also writes into the same timer. Otherwise, the read/write will result in incorrect count.

Whenever a Control Word is written to a timer, all control logic for that timer(s) is immediately reset (i.e. no CLK pulse is required). Also, the corresponding output in, TOUT#, goes to a known initial state.

#### 5.5.2 READ OPERATION

Three methods are available to read the current count as well as the status of each timer. They are: Read Counter Registers, Counter Latch Command and Read Back Command. Below is a description of these methods.

#### **READ COUNTER REGISTERS**

The current count of a timer can be read by performing a read operation on the corresponding Counter Register. The only restriction of this read operation is that the CLKIN of the timers must be inhibited by using external logic. Otherwise, the count may be in the process of changing when it is read, giving an undefined result. Note that since all four timers are sharing the same CLKIN signal, inhibiting CLKIN to read a timer will unavoidably disable the other timers also. This may prove to be impractical. Therefore, it is suggested that either the Counter Latch Command or the Read Back Command can be used to read the current count of a timer.

Another alternative is to temporarily disable a timer before reading its Counter Register by using the GATE input. Depending on the mode of operation, GATE=LOW will disable the counting operation. However, this option is available on Timer 2 and 3 only, since the GATE signals of the other two timers are internally enabled all the time.

### **COUNTER LATCH COMMAND**

A Counter Latch Command will be executed whenever a special Control Word is written into a Control Word Register. Two bits written into the Control Word Register distinguish this command from a 'regular' Control Word (see Register Bit Definition). Also, two other bits in the Control Word will select which counter is to be latched.

Upon execution of this command, the selected counter's Output Latch (OL) latches the count at the time the Counter Latch Command is received. This

or until the timer is reprogrammed. The count is then unlatched automatically and the OL returns to "following" the Counting Element (CE). This allows reading the contents of the counters "on the fly" without affecting counting in progress. Multiple Counter Latch Commands may be used to latch more than one counter. Each latched count is held until it is read. Counter Latch Commands do not affect the programmed mode of the timer in any way.

If a counter is latched, and at some time later, it is latched again before the prior latched count is read, the second Counter Latch Command is ignored. The count read will then be the count at the time the first command was issued.

In any event, the latched count must be read according to the programmed format. Specifically, if the timer is programmed for two-byte counts, two bytes must be read. However, the two bytes do not have to be read right after the other. Read/write or programming operations of other timers may be performed between them.

Another feature of this Counter Latch Command is that read and write operations of the same timer may be interleaved. For example, if the timer is programmed for two-byte counts, the following sequence is valid.

- 1. Read least significant byte.
- 2. Write new least significant byte.
- 3. Read most significant byte.
- 4. Write new most significant byte.

If a timer is programmed to read/write two-byte counts, the following precaution applies. A program must not transfer control between reading the first and second byte to another routine which also reads from that same timer. Otherwise, an incorrect count will be read.

#### **READ BACK COMMAND**

The Read Back Command is another special Command Word operation which allows the user to read the current count value and/or the status of the selected timer(s). Like the Counter Latch Command, two bits in the Command Word identify this as a Read Back Command (see Register Bit Definition).

The Read Back Command may be used to latch multiple counter Output Latches (OL's) by selecting more than one timer within a Command Word. This single command is functionally equivalent to several Counter Latch Commands, one for each counter to held until it is read by the 80376 or until the timer is reprogrammed. The counter is automatically unlatched when read, but other counters remain latched until they are read. If multiple Read Back commands are issued to the same timer without reading the count, all but the first are ignored; i.e. the count read will correspond to the very first Read Back Command issued.

As mentioned previously, the Read Back Command may also be used to latch status information of the selected timer(s). When this function is enabled, the status of a timer can be read from the Counter Register after the Read Back Command is issued. The status information of a timer includes the following:

#### 1. Mode of timer:

This allows the user to check the mode of operation of the timer last programmed.

#### 2. State of TOUT pin of the timer:

This allows the user to monitor the counter's output pin via software, possibly eliminating some hardware from a system.

#### 3. Null Count/Count available:

The Null Count Bit in the status byte indicates if the last count written to the Count Register (CR) has been loaded into the Counting Element (CE). The exact time this happens depends on the mode of the timer and is described in the Programming section. Until the count is loaded into the Counting Element (CE), it cannot be read from the timer. If the count is latched or read before this occurs, the count value will not reflect the new count just written.

If multiple status latch operations of the timer(s) are performed without reading the status, all but the first command are ignored; i.e. the status read in will correspond to the first Read Back Command issued.

Both the current count and status of the selected timer(s) may be latched simultaneously by enabling both functions in a single Read Back Command. This is functionally the same as issuing two separate Read Back Commands at once. Once again, if multiple read commands are issued to latch both the count and status of a timer, all but the first command will be ignored.

If both count and status of a timer are latched, the first read operation of that timer will return the latched status, regardless of which was latched first. The next one or two (if two count bytes are to be read) read operations return the latched count. Note that subsequent read operations on the Counter Register will return the unlatched count (like the first read method discussed).


#### **COUNTER 0, 1, 2, 3 REGISTER (READ/WRITE)**


<b>Port Address</b>	Description	
40H	Counter 0 Register (read/write)	
41H	Counter 1 Register (read/write)	
42H	Counter 2 Register (read/write)	
44H	Counter 3 Register (read/write)	
45H	Reserved	
46H	Reserved	


reading of one byte of the 16-bit count value, either the most significant or the least significant byte.

## CONTROL WORD REGISTER I & II (WRITE-ONLY)

Port Address	Description	
43H	Control Word Register I	
	(Counter 0, 1, 2 (write-only)	
47H	Control Word Register II	
10 COUNTER 2	(Counter 3) (write-only)	











#### COUNTER LATCH COMMAND FORMAT

(Write to Control Word Register)




#### **READ BACK COMMAND FORMAT**

(Write to Control Word Register)



#### STATUS FORMAT

(Returned from Read Back Command)





### 6.0 WAIT STATE GENERATOR

### 6.1 Functional Description

The 82370 contains a programmable Wait State Generator which can generate a pre-programmed number of wait states during both CPU and DMA initiated bus cycles. This Wait State Generator is capable of generating 1 to 16 wait states in nor pipelined mode, and 0 to 15 wait states in pipelined mode. Depending on the bus cycle type and the two Wait State Control inputs (WSC 0-1), a pre-programmed number of wait states in the selected Wait State Register will be generated.

The Wait State Generator can also be disabled to allow the use of devices capable of generating their own READY# signals. Figure 6-1 is a block diagram of the Wait State Generator.

### 6.2 Interface Signals

The following describes the interface signals which affect the operation of the Wait State Generator. The READY#, WSC0 and WSC1 signals are inputs. READYO# is the ready output signal to the host processor.

#### 6.2.1 READY#

READY# is an active LOW input signal which indicates to the 82370 the completion of a bus cycle. In the Master mode (e.g. 82370 initiated DMA transfer), this signal is monitored to determine whether a peripheral or memory needs wait states inserted in the current bus cycle. In the Slave mode, it is used (together with the ADS# signal) to trace CPU bus cycles to determine if the current cycle is pipelined.

#### 6.2.2 READYO#

READYO# (Ready Out#) is an active LOW output signal and is the output of the Wait State Generator. The number of wait states generated depends on the WSC(0-1) inputs. Note that special cases are handled for access to the 82370 internal registers and for the Refresh cycles. For 82370 internal register access, READYO# will be delayed to take into the command recovery time of the register. One or more wait states will be generated in a pipelined cycle. During refresh, the number of wait states will be determined by the preprogrammed value in the Refresh Wait State Register.

In the simplest configuration, READYO# can be connected to the READY# input of the 82370 and the 80376 CPU. This is, however, not always the case. If external circuitry is to control the READY# inputs as well, additional logic will be required (see Application Issues).

## 6.2.3 WSC(0-1)

These two Wait State Control inputs, together with the M/IO# input, select one of the three pre-programmed 8-bit Wait State Registers which determines the number of wait states to be generated. The most significant half of the three Wait State Registers corresponds to memory accesses, the least significant half to I/O accesses. The combination WSC(0-1) = 11 disables the Wait State Generator.




Figure 6-1. Wait State Generator Block Diagram



### 6.3 Bus Function

#### 6.3.1 WAIT STATES IN NON-PIPELINED CYCLE

The timing diagram of two typical non-pipelined cycles with 82370 generated wait states is shown in Figure 6-2. In this diagram, it is assumed that the internal registers of the 82370 are not addressed. During the first T2 state of each bus cycle, the Wait State Control and the M/IO# inputs are sampled to determine which Wait State Register (if any) is selected. If the WSC inputs are active (i.e. not both are driven HIGH), the pre-programmed number of wait states corresponding to the selected Wait State Register will be requested. This is done by driving the READYO# output HIGH during the end of each T2 state.

The WSC (0-1) inputs need only be valid during the very first T2 state of each non-pipelined cycle. As a general rule, the WSC inputs are sampled on the rising edge of the next clock (82384 CLK) after the last state when ADS# (Address Status) is asserted.

The number of wait states generated depends on the type of bus cycle, and the number of wait states requested. The various combinations are discussed below.

 Access the 82370 internal registers: 2 to 5 wait states, depending upon the specific register addressed. Some back-to-back sequences to the Interrupt Controller will require 7 wait states.

- 2. Interrupt Acknowledge to the 82370: 5 wait states.
- 3. Refresh: As programmed in the Refresh Wait State Register (see Register Set Overview). Note that if WCS (0-1) = 11, READYO# will stay inactive.
- 4. Other bus cycles: Depending on WCS (0−1) and M/IO# inputs, these inputs select a Wait State Register in which the number of wait states will be equal to the pre-programmed wait state count in the register plus 1. The Wait State Register selection is defined as follows (Table 6-1).

Table 6-1. Wait State Register Selection

M/IO#	WSC(0-1)	Register Selected
0	00	WAIT REG 0 (I/O half)
0	01	WAIT REG 1 (I/O half)
0	10	WAIT REG 2 (I/O half)
-1	00	WAIT REG 0 (MEM half)
1	01	WAIT REG 1 (MEM half)
1	10	WAIT REG 2 (MEM half)
X	11	Wait State Gen. Disabled

The Wait State Control signals, WSC (0-1), can be generated with the address decode and the Read/Write control signals as shown in Figure 6-3.




Figure 6-2. Wait States in Non-Pipelined Cycles






Figure 6-3. WSC (0-1) Generation

Note that during HALT and SHUTDOWN, the number of wait states will depend on the WSC (0-1) inputs, which will select the memory half of one of the Wait State Registers (see CPU Reset and Shutdown Detect).

#### 6.3.2 WAIT STATES IN PIPELINED CYCLES

The timing diagram of two typical pipelined cycles with 82370 generated wait states is shown in Figure 6-4. Again, in this diagram, it is assumed that the 82370 internal registers are not addressed. As defined in the timing of the 80376 processor, the Address (A1–23), Byte Enable (BHE#, BLE#), and other control signals (M/IO#, ADS#) are asserted one T-state earlier than in a non-pipelined cycle; i.e. they are asserted at T2P. Similar to the non-pipelined case, the Wait State Control (WSC) inputs are sampled in the middle of the state after the last state the ADS# signal is asserted. Therefore, the WSC inputs should be asserted during the T1P state of each pipelined cycle (which is one T-state earlier than in the non-pipelined cycle).

The number of wait states generated in a pipelined cycle is selected in a similar manner as in the non-pipelined case discussed in the previous section. The only difference here is that the actual number of wait states generated will be one less than that of the non-pipelined cycle. This is done automatically by the Wait State Generator.

## 6.3.3 EXTENDING AND EARLY TERMINATING BUS CYCLE

The 82370 allows external logic to either add wait states or cause early termination of a bus cycle by controlling the READY# input to the 82370 and the host processor. A possible configuration is shown in Figure 6-5.




Figure 6-5. External 'READY' Control Logic




Figure 6-4. Wait States in Pipelined Cycles



The EXT. RDY# (External Ready) signal of Figure 6-5 allows external devices to cause early termination of a bus cycle. When this signal is asserted LOW, the output of the circuit will also go LOW (even though the READYO# of the 82370 may still be HIGH). This output is fed to the READY# input of the 80376 and the 82370 to indicate the completion of the current bus cycle.

Similarly, the EXT. NOT READY (External Not Ready) signal is used to delay the READY# input of the processor and the 82370. As long as this signal is driven HIGH, the output of the circuit will drive the READY# input HIGH. This will effectively extend the duration of a bus cycle. However, it is important to

note that if the two-level logic is not fast enough to satisfy the READY# setup time, the OR gate should be eliminated. Instead, the 82370 Wait State Generator can be disabled by driving both WSC (0-1) HIGH. In this case, the addressed memory or I/O device should activate the external READY# input whenever it is ready to terminate the current bus cycle.

Figures 6-6 and 6-7 show the timing relationships of the ready signals for the early termination and extension of the bus cycles. Section 6-7, Application Issues, contains a detailed timing analysis of the external circuit.




Figure 6-6. Early Termination of Bus Cycle By 'READY#'




Figure 6-7. Extending Bus Cycle by 'READY#'



Due to the following implications, it should be noted that early termination of bus cycles in which 82370 internal registers are accessed is not recommended.

- 1. Erroneous data may be read from or written into the addressed register.
- The 82370 must be allowed to recover either before HLDA (Hold Acknowledge) is asserted or before another bus cycle into an 82370 internal register is initiated.

The recovery time, in clock periods, equals the remaining wait states that were avoided plus 4.

## 6.4 Register Set Overview

Altogether, there are four 8-bit internal registers associated with the Wait State Genertor. The port address map of these registers is shown below in Table 6-2. A detailed description of each follows.

Table 6-2. Register Address Map

Port Address	Description	
72H	Wait State Reg 0 (read/write)	
73H	Wait State Reg 1 (read/write)	
74H	Wait State Reg 2 (read/write)	
75H	Ref. Wait State Reg (read/write)	

#### WAIT STATE REGISTER 0, 1, 2

These three 8-bit read/write registers are functionally identical. They are used to store the pre-programmed wait state count. One half of each register contains the wait state count for I/O accesses while the other half contains the count for memory accesses. The total number of wait states generated will depend on the type of bus cycle. For a non-pipelined cycle, the actual number of wait states requested is equal to the wait state count plus 1. For a pipelined cycle, the number of wait states will be equal to the wait state count in the selected register. Therefore, the Wait State Generator is capable of generating 1 to 16 wait states in non-pipelined mode, and 0 to 15 wait states in pipelined mode.

Note that the minimum wait state count in each register is 0. This is equivalent to 0 wait states for a pipelined cycle and 1 wait state for a non-pipelined cycle.

#### REFRESH WAIT STATE REGISTER

Similar to the Wait State Registers discussed above, this 4-bit register is used to store the number of wait states to be generated during a DRAM refresh cycle. Note that the Refresh Wait State Register is not selected by the WSC inputs. It will automatically be chosen whenever a DRAM refresh cycle occurs. If the Wait State Generator is disabled during the refresh cycle (WSC (0-1) = 11), READYO# will stay inactive and the Refresh Wait State Register is ignored.


### 6.5 Programming

Using the Wait State Generator is relatively straightforward. No special programming sequence is required. In order to ensure the expected number of wait states will be generated when a register is selected, the registers to be used must be programmed after power-up by writing the appropriate wait state count into each register. Note that upon hardware reset, all Wait State Registers are initialized with the value FFH, giving the maximum number of wait states possible. Also, each register can be read to check the wait state count previously stored in the register.

## 6.6 Register Bit Definition


#### **WAIT STATE REGISTER 0, 1, 2**

<b>Port Address</b>	Description	
72H	Wait State Register 0 (read/write)	
73H	Wait State Register 1 (read/write)	
74H	Wait State Register 2 (read/write)	



#### REFRESH WAIT STATE REGISTER

Port Address: 75H (Read/Write)





## 6.7 Application Issues

#### 6.7.1 EXTERNAL 'READY' CONTROL LOGIC

As mentioned in section 6.3.3, wait state cycles generated by the 82370 can be terminated early or extended longer by means of additional external logic (see Figure 6-5). In order to ensure that the READY# input timing requirement of the 80376 and the 82370 is satisfied, special care must be taken when designing this external control logic. This section addresses the design requirements.

A simplified block diagram of the external logic along with the READY # timing diagram is shown in Figure 6-8. The purpose is to determine the maximum delay

time allowed in the external control logic in order to satisfy the READY# setup time.

First, it will be assumed that the 80376 is running at 16 MHz (i.e. CLK2 is 32 MHz). Therefore, one bus state (two CLK2 periods) will be equivalent to 62.5 ns. According to the AC specifications of the 82370, the maximum delay time for valid READYO# signal is 31 ns after the rising edge of CLK2 in the beginning of T2 (for non-pipelined cycle) or T2P (for pipelined cycle). Also, the minimum READY# setup time of the 80376 and the 82370 should be 19 ns before the rising edge of CLK2 at the beginning of the next bus state. This limits the total delay time for the external READY# control logic to be 12.5 ns (62.5–31–19) in order to meet the READY# setup timing requirement.




Figure 6-8. 'READY' Timing Consideration



#### 7.0 DRAM REFRESH CONTROLLER

### 7.1 Functional Description

The 82370 DRAM Refresh Controller consists of a 24-bit Refresh Address Counter and Refresh Request logic for DRAM refresh operations (see Figure 7-1). TIMER 1 can be used as a trigger signal to the DRAM Refresh Request logic. The Refresh Bus Size can be programmed to be 8- or 16-bit wide. Depending on the Refresh Bus Size, the Refresh Address Counter will be incremented with the appropriate value after every refresh cycle. The internal logic of the 82370 will give the Refresh operation the highest priority in the bus control arbitration process. Bus control is not released and re-requested if the 82370 is already a bus master.

## 7.2 Interface Signals

## 7.2.1 TOUT1/REF#

The dual function output pin of TIMER 1 (TOUT1/REF#) can be programmed to generate DRAM Refresh signal. If this feature is enabled, the rising edge of TIMER 1 output (TOUT1#) will trigger the DRAM Refresh Request logic. After some delay for gaining access of the bus, the 82370 DRAM Controller will generate a DRAM Refresh signal by driving REF# output LOW. This signal is cleared after the refresh cycle has taken place, or by a hardware reset.

If the DRAM Refresh feature is disabled, the TOUT1/REF# output pin is simply the TIMER 1 output. Detailed information of how TIMER 1 operates is discussed in section 6—Programmable Interval Timer, and will not be repeated here.

## 7.3 Bus Function

#### 7.3.1 ARBITRATION

In order to ensure data integrity of the DRAMs, the 82370 gives the DRAM Refresh signal the highest priority in the arbitration logic. It allows DRAM Refresh to interrupt DMA in progress in order to perform the DRAM Refresh cycle. The DMA service will be resumed after the refresh is done.

In case of a DRAM Refresh during a DMA process, the cascaded device will be requested to get off the bus. This is done by de-asserting the EDACK signal. Once DREQn goes inactive, the 82370 will perform the refresh operation. Note that the DMA controller does not completely relinquish the system bus during refresh. The Refresh Generator simply "steals" a bus cycle between DMA accesses.

Figure 7-2 shows the timing diagram of a Refresh Cycle. Upon expiration of TIMER 1, the 82370 will try to take control of the system bus by asserting HOLD. As soon as the 82370 see HLDA go active, the DRAM Refresh Cycle will be carried out by activating the REF# signal as well as the address and control signals on the system bus (Note that REF# will not be active until two CLK periods HLDA is asserted). The address bus will contain the 24-bit ad-




Figure 7-1. DRAM Refresh Controller



dress currently in the Refresh Address Counter. The control signals are driven the same way as in a Memory Read cycle. This "read" operation is complete when the READY# signal is driven LOW. Then, the 82370 will relinquish the bus by de-asserting HOLD. Typically, a Refresh Cycle without wait states will take five bus states to execute. If "n" wait states are added, the Refresh Cycle will last for five plus "n" bus states.

How often the Refresh Generator will initiate a refresh cycle depends on the frequency of CLKIN as will as TIMER 1's programmed mode of operation. For this specific application, TIMER 1 should be programmed to operate in Mode 2 to generate a constant clock rate. See section 6—Programmable Interval Timer for more information on programming the timer. One DRAM Refresh Cycle will be generated each time TIMER 1 expires (when TOUT1 changes from LOW to HIGH).

The Wait State Generator can be used to insert wait states during a refresh cycle. The 82370 will automatically insert the desired number of wait states as programmed in the Refresh Wait State Register (see Wait State Generator).

## 7.4 Modes of Operation

## 7.4.1 WORD SIZE AND REFRESH ADDRESS COUNTER

The 82370 supports 8- and 16-bit refresh cycle. The bus width during a refresh cycle is programmable (see Programming). The bus size can be programmed via the Refresh Control Register (see Register Overview). If the DRAM bus size is 8- or 16-bits, the Refresh Address Counter will be incremented by 1 or 2, respectively.

The Refresh Address Counter is cleared by a hard-ware reset.

## 7.5 Register Set Overview

The Refresh Generator has two internal registers to control its operation. They are the Refresh Control Register and the Refresh Wait State Register. Their port address map is shown in Table 7-1.




Figure 7-2. 82370 Refresh Cycle



Table 7-1. Register Address Map

Port Address	Description	
1CH	Refresh Control Reg. (read/write)	
75H	Ref. Wait State Reg. (read/write)	

The Refresh Wait State Register is not part of the Refresh Generator. It is only used to program the number of wait states to be inserted during a refresh cycle. This register is discussed in detailed in section 7 (Wait State Generator) and will not be repeated here.

#### REFRESH CONTROL REGISTER

This 2-bit register serves two functions. First, it is used to enable/disable the DRAM Refresh function output. If disabled, the output of TIMER 1 is simply used as a general purpose timer. The second function of this register is to program the DRAM bus size for the refresh operation. The programmed bus size also determines how the Refresh Address Counter will be incremented after each refresh operation.

## 7.6 Programming

Upon hardware reset, the DRAM Refresh function is disabled (the Refresh Control Register is cleared). The following programming steps are needed before the Refresh Generator can be used. Since the rate of refresh cycles depends on how TIMER 1 is programmed, this timer must be initialized with the desired mode of operation as well as the correct refresh interval (see Programming Interval Timer). Whether or not wait states are to be generated during a refresh cycle, the Refresh Wait State Register must also be programmed with the appropriate value. Then, the DRAM Refresh feature must be enabled and the DRAM bus width should be defined. These can be done in one step by writing the appropriate control word into the Refresh Control Register

(see Register Bit Definition). After these steps are done, the refresh operation will automatically be invoked by the Refresh Generator upon expiration of Timer 1.

In addition to the above programming steps, it should be noted that after reset, although the TOUT1/REF# becomes the Time 1 output, the state of this pin in undefined. This is because the Timer module has not been initialized yet. Therefore, if this output is used as a DRAM Refresh signal, this pin should be disqualified by external logic until the Refresh function is enabled. One simple solution is to logically AND this output with HLDA, since HLDA should not be active after reset.


# 7.7 Register Bit Definition REFRESH CONTROL REGISTER

Port Address: 1CH (Read/Write)

### 8.0 RELOCATION REGISTER, ADDRESS DECODE, AND CHIP-SELECT (CHPSEL#)

## 8.1 Relocation Register

All the integrated peripheral devices in the 82370 are controlled by a set of internal registers. These registers span a total of 256 consecutive address locations (although not all the 256 locations are used). The 82370 provides a Relocation Register which allows the user to map this set of internal registers into either the memory or I/O address space. The function of the Relocation Register is to define the base address of the internal register set of the 82370 as well as if the registers are to be memory-or I/O-mapped. The format of the Relocation Register is depicted in Figure 8-1.








Figure 8-1. Relocation Register

Note that the Relocation Register is part of the internal register set of the 82370. It has a port address of 7FH. Therefore, any time the content of the Relocation Register is changed, the physical location of this register will also be moved. Upon reset of the 82370, the content of the Relocation Register will be cleared. This implies that the 82370 will respond to its I/O addresses in the range of 0000H to 00FFH.

#### 8.1.1 I/O-MAPPED 82370

As shown in the figure, Bit 0 of the Relocation Register determines whether the 82370 registers are to be memory-mapped or I/O mapped. When Bit 0 is set to '0', the 82370 will respond to I/O Addresses. Address signals BHE#, BLE#, A1-A7 will be used to select one of the internal registers to be accessed. Bit 1 to Bit 7 of the Relocation Register will correspond to A9 to A15 of the Address bus, respectively. Together with A8 implied to be '0', A15 to A8 will be fully decoded by the 82370. The following shows how the 82370 is mapped into the I/O address space.

#### Example

Relocation Register = 11001110 (0CEH)

82370 will respond to I/O address range from 0CE00H to 0CEFFH.

Therefore, this I/O mapping mechanism allows the 82370 internal registers to be located on any even, contiguous, 256 byte boundary of the system I/O space.

#### 8.1.2 MEMORY-MAPPED 82370

When Bit 0 of the Relocation Register is set to '1', the 82370 will respond to memory addresses. Again,

Address signals BHE#, BLE#, A1-A7 will be used to select one of the internal registers to be accessed. Bit 1 to Bit 7 of the Relocation Register will correspond to A17-A23, respectively. A16 is assumed to be '0', and A8-A15 are ignored. Consider the following example.

#### Example

Relocation Register = 10100111 (0A7H)

The 82370 will respond to memory addresses in the range of A6XX00H to A60XXFFH (where 'X' is don't care).

This scheme implies that the internal registers can be located in any even, contiguous, 2\*\*16 byte page of the memory space.

#### 8.2 Address Decoding

As mentioned previously, the 82370 internal registers do not occupy the entire contiguous 256 address locations. Some of the locations are 'unoccupied'. The 82370 always decodes the lower 8 address signals (BHE#, BLE#, A1-A7) to determine if any one of its registers is being accessed. If the address does not correspond to any of its registers, the 82370 will not respond. This allows external devices to be located within the 'holes' in the 82370 address space. Note that there are several unused addresses reserved for future Intel peripheral devices.

## 8.3 Chip-Select (CHPSEL#)

The Chip-Select signal (CHPSEL#) will go active when the 82370 is addressed in a Slave bus






Figure 8-2. CHPSEL# Timing

cycle (either read or write), or in an interrupt acknowledge cycle in which the 82370 will drive the Data Bus. For a given bus cycle, CHPSEL# becomes active and valid in the first T2 (in a non-pipelined cycle) or in T1P (in a pipelined cycle). It will stay valid until the cycle is terminated by READY# driven active. As CHPSEL# becomes valid well before the 82370 drives the Data Bus, it can be used to control the transceivers that connect the local CPU bus to the system bus. The timing diagram of CHPSEL# is shown in Figure 8-2.

## 9.0 CPU RESET AND SHUTDOWN DETECT

The 82370 will activate the CPURST signal to reset the host processor when one of the following conditions occurs:

- 82370 RESET is active;
- 82370 detects a 80376 Shutdown cycle (this feature can be disabled);
- CPURST software command is issued to 80376.

Whenever the CPURST signal is activated, the 82370 will reset its own internal Slave-Bus state machine.

#### 9.1 Hardware Reset

Following a hardware reset, the 82370 will assert its CPURST output to reset the host processor. This output will stay active for as long as the RESET input is active. During a hardware reset, the 82370 internal registers will be initialized as defined in the corresponding functional descriptions.

#### 9.2 Software Reset

CPURST can be generated by writing the following bit pattern into 82370 register location 64H.

The Write operation into this port is considered as an 82370 access and the internal Wait State Generator will automatically determine the required number of wait states. The CPURST will be active following the completion of the Write cycle to this port. This signal will last for 80 CLK2 periods. The 82370 should not be accessed until the CPURST is deactivated.

This internal port is Write-Only and the 82370 will not respond to a Read operation to this location. Also, during a software reset command, the 82370 will reset its Slave-Bus state machine. However, its internal registers remain unchanged. This allows the operating system to distinguish a 'warm' reset by reading any 82370 internal register previously programmed for a non-default value. The Diagnostic registers can be used for this purpose (see Internal Control and Diagnostic Ports).

#### 9.3 Shutdown Detect

The 82370 is constantly monitoring the Bus Cycle Definition signals (M/IO#, D/C#, W/R#) and is able to detect when the 80376 is in a Shutdown bus cycle. Upon detection of a processor shutdown, the 82370 will activate the CPURST output for 62 CLK2 periods to reset the host processor. This signal is generated after the Shutdown cycle is terminated by the READY# signal.



Although the 82370 Wait State Generator will not automatically respond to a Shutdown (or Halt) cycle, the Wait State Control inputs (WSC0, WSC1) can be used to determine the number of wait states in the same manner as other non-82370 bus cycles.

This Shutdown Detect feature can be enabled or disabled by writing a control bit in the Internal Control Port at address 61H (see Internal Control and Diagnostic Ports). This feature is disabled upon a hardware reset of the 82370. As in the case of Software Reset, the 82370 will reset its Slave-Bus state machine but will not change any of its internal register contents.

## 10.0 INTERNAL CONTROL AND DIAGNOSTIC PORTS

#### 10.1 Internal Control Port

The format of the Internal Control Port of the 82370 is shown in Figure 10-1. This Control Port is used to enable/disable the Processor Shutdown Detect mechanism as well as controlling the Gate inputs of the Timer 2 and 3. Note that this is a Write-Only port. Therefore, the 82370 will not respond to a read operation to this port. Upon hardware reset, this port will be cleared; i.e., the Shutdown Detect feature and the Gate inputs of Timer 2 and 3 are disabled.

Port Address: 61H (Write only)

## 10.2 Diagnostic Ports

Two 8-bit read/write Diagnostic Ports are provided in the 82370. These are two storage registers and have no effect on the operation of the 82370. They can be used to store checkpoint data or error codes in the power-on sequence and in the diagnostic service routines. As mentioned in the CPU RESET AND SHUTDOWN DETECT section, these Diagnostic Ports can be used to distinguish between 'cold' and 'warm' reset. Upon hardware reset, both Diagnostic Ports are cleared. The address map of these Diagnostic Ports is shown in Figure 10-2.

Por	t	Address
Diagnostic Port 1	(Read/Write)	80H
Diagnostic Port 2	(Read/Write)	88H

Figure 10-2. Address Map of Diagnostic Ports

#### 11.0 INTEL RESERVED I/O PORTS

There are nineteen I/O ports in the 82370 address space which are reserved for Intel future peripheral device use only. Their address locations are: 10H, 12H, 14H, 16H, 2AH, 3DH, 3EH, 45H, 46H, 76H, 77H, 7DH, 7EH, CCH, CDH, D0H, D2H, D4H, and D6H. These addresses should not be used in the system since the 82370 will respond to read/write operations to these locations and bus contention may occur if any peripheral is assigned to the same address location.




Figure 10-1. Internal Control Port.



## 12.0 PACKAGE THERMAL SPECIFICATIONS

The intel 82370 Integrated System Peripheral is specified for operation when case temperature is within the range of 0°C to 96°C for the ceramic 132-pin PGA package, and 94°C for the 100-pin plastic package. The case temperature may be measured in any environment, to determine whether the 82370 is within specified operating range. The case temperature should be measured at the center of the top surface opposite the pins.

The ambient temperature is guaranteed as long as  $T_{\rm G}$  is not violated. The ambient temperature can be

calculated from the  $\theta_{jc}$  and  $\theta_{ja}$  from the following equations:

$$T_{J} = T_{c} + P^{*}\theta_{jc}$$

$$T_{A} = T_{j} - P^{*}\theta_{ja}$$

$$T_{C} = T_{a} + P^{*}[\theta_{ja} - \theta_{jc}]$$

Values for  $\theta_{ja}$  and  $\theta_{jc}$  are given in Table 12.1 for the 100-lead fine pitch.  $\theta_{ja}$  is given at various airflows. Table 12.2 shows the maximum  $T_a$  allowable (without exceeding  $T_c$ ) at various airflows. Note that  $T_a$  can be improved further by attaching "fins" or a "heat sink" to the package. P is calculated using the maximum **hot**  $I_{cc}$ .

Table 12.1 82370 Package Thermal Characteristics
Thermal Resistances (°C/Watt)  $\theta_{\rm IC}$  and  $\theta_{\rm Ia}$ 

Package	Α.	θ <sub>la</sub> Versus Airflow-ft <sup>3</sup> /min (m <sup>3</sup> /sec)							
rackage	θјс	0 (0)	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)	1000 (5.07)		
100L Fine Pitch	7	33	27	24	21	18	17		
132L PGA	2	21	v 17	14	12	11	10		

Table 12.2 82370 Maximum Allowable Ambient Temperature at Various Airflows

	IIIpc			A: #	3	3	# 903
Package	θјс	0 (0)	200 (1.01)	400	600	800 (4.06)	1000
100L Fine Pitch	7	63	74	79	85	91	92
132L PGA	2	74	83	88	93	97	99

$$\begin{array}{llll} \text{100L PQFP Pkg:} & \text{132L PGA Pkg:} \\ T_{\text{C}} = T_{\text{A}} + P^*(\theta_{|\text{A}} - \theta_{|\text{C}}) & T_{\text{C}} = T_{\text{A}} + P^*(\theta_{|\text{A}} - \theta_{|\text{C}}) \\ T_{\text{C}} = 63 + 1.21(33 - 7) & T_{\text{C}} = 74 + 1.21(21 - 2) \\ T_{\text{C}} = 63 + 1.21(26) & T_{\text{C}} = 74 + 1.21(19) \\ T_{\text{C}} = 63 + 31.46 & T_{\text{C}} = 74 + 22.99 \\ T_{\text{C}} = 94 \, ^{\circ}\text{C} & T_{\text{C}} = 96 \, ^{\circ}\text{C} \end{array}$$



## 13.0 ELECTRICAL SPECIFICATIONS

## 82370 D.C. Specifications Functional Operating Range:

 $V_{CC} = 5.0V \pm 10\%$ ;  $T_{CASE} = 0^{\circ}C$  to 96°C for 132-pin PGA, 0°C to 94°C for 100-pin plastic

Symbol	Parameter Description	Min	Max	Units	Notes
VILTO 12.1 FORT	Input Low Voltage	-0.3	0.8	٧	(Note 1)
VIH	Input High Voltage	2.0	V <sub>CC</sub> + 0.3	V	e richive al DTESS
VILC	CLK2 Input Low Voltage	-0.3	0.8	٧	(Note 1)
VIHC	CLK2 Input High Voltage	V <sub>CC</sub> - 0.8	V <sub>CC</sub> + 0.3	٧	
V <sub>OL</sub>	Output Low Voltage  I <sub>OL</sub> = 4 mA:	clure can be siste Packs of Resistant	0.45 0.45	v v	le is not violated
VoH	Output High Voltage	van Li			
$I_{OH} = -1 \text{ mA}$	A <sub>23</sub> -A <sub>1</sub> , D <sub>15</sub> -D <sub>0</sub> , BHE#, BLE#	2.4		٧	(Note 5)
$I_{OH} = -0.2  \text{mA}$	A <sub>23</sub> -A <sub>1</sub> , D <sub>15</sub> -D <sub>0</sub> , BHE#, BLE#	V <sub>CC</sub> - 0.5		V	(Note 5)
$I_{OH} = -0.9  \text{mA}$	All Others	2.4	OL Fine Pitch	V	(Note 5)
$I_{OH} = -0.18  \text{mA}$	All Others	V <sub>CC</sub> - 0.5	EL PGA	V	(Note 5)
lu	Input Leakage Current All Inputs Except: IRQ11#-IRQ23# EOP#, TOUT2/IRQ3# DREQ4/IRQ9#	2 B2370 Mai	±15	μΑ	
I <sub>LI1</sub>	Input Leakage Current Inputs: IRQ11#-IRQ23# EOP#, TOUT2/IRQ3 DREQ4/IRQ9	10	-300 00 Fine Pack 20 PGA	μΑ	0 < V <sub>IN</sub> < V <sub>CC</sub> (Note 3)
I <sub>LO</sub>	Output Leakage Current		±15	μА	0 < VIN < VCC
loc	Supply Current (CLK2 = 32 MHz)		220	mA	(Note 4)
CI	Input Capacitance		12	pF	(Note 2)
C <sub>CLK</sub>	CLK2 Input Capacitance		20	pF	(Note 2)

- 1. Minimum value is not 100% tested.
- 2. f<sub>C</sub> = 1 MHz; sampled only.
- These pins have weak internal pullups. They sould not be left floating.
   Loc is specified with inputs driven to CMOS levels, and outputs driving CMOS loads. Icc may be higher if inputs are driven to TTL levels, or if outputs are driving TTL loads.
- 5. Tested at the minimum operating frequency of the part.






Figure 13-1. Drive Levels and Measurement Points for A.C. Specification

**82370 A.C. Specifications** These A.C. timings are tested at 1.5V thresholds, except as noted. Functional Operating Range:  $V_{CC}=5.0V\pm10\%$ ;  $T_{CASE}=0^{\circ}C$  to 96°C for 132-pin PGA, 0°C to 94°C for 100-pin plastic

Symbol	Parameter Description	Min	Max	Units	Notes Notes	
= 100 pF	Operating Frequency 1/(t1a × 2)	4	16	MHz	ev GOOH AS	
t1	CLK2 Period	31	125	ns	SE AQJA	
t2a	CLK2 High Time	9		ns	At 2.0V	
t2b	CLK2 High Time	5	(auonoi	ns	At V <sub>CC</sub> - 0.8V	
t3a	CLK2 Low Time	9	(eupno	ns	At 2.0V	
t3b	CLK2 Low Time	7	En solvent	ns	At 0.8V	
t4	CLK2 Fall Time		7	ns	V <sub>CC</sub> - 0.8V to 0.8V	
t5	CLK2 Rise Time		7	ns	0.8V to V <sub>CC</sub> - 0.8V	
t6	A1-A23, BHE#, BLE# EDACK0-EDACK2 Valid Delay	4	36	ns	C <sub>L</sub> = 120 pF	
t7	A1-A23, BHE#, BLE# EDACK0-EDACK3 Float Delay	4	40	ns	(Note 1)	
t8	A1-A23, BHE#, BLE# Setup Time	6	(sugnorn	ns	AP A DRAG S	
t9	A1-A23, BHE#, BLE# Hold Time	4	(ancuo	ns	H G SPC 4SI	
t10	W/R#, M/IO#, D/C# Valid Delay	4	33	ns	C <sub>L</sub> = 75 pF	
t11	W/R#, M/IO#, D/C# Float Delay	4	35	ns	(Note 1)	



**82370 A.C. Specifications** These A.C. timings are tested at 1.5V thresholds, except as noted. Functional Operating Range:  $V_{CC} = 5.0V \pm 10\%$ ;  $T_{CASE} = 0^{\circ}C$  to 96°C for 132-pin PGA, 0°C to 94°C for 100-pin plastic (Continued)

Symbol	Parameter Description	annual .	Min	Max	Units	Notes
t12 t13	W/R#, M/IO#, D/C# Setup Til W/R#, M/IO#, D/C# Hold Tim	6 4		ns ns		
t14 t15	ADS# Valid Delay ADS# Float Delay	6	33 35	ns ns	CL = 50 pF (Note 1)	
t16 t17	ADS# Setup Time ADS# Hold Time	21 4	n Turinuc	ns ns		
t18 t19	Slave Mode D0-D15 Read Valid Slave Mode D0-D15 Read Floa	3 6	46 35	ns ns	C <sub>L</sub> = 120 pF (Note 1)	
t20 t21	Slave Mode D0-D15 Write Setu Slave Mode D0-D15 Write Hold		31 26	LIAY VELLY	ns ns	
t22 t23	Master Mode D0-D15 Write Val Master Mode D0-D15 Write Flo	THE RESERVE OF THE PARTY OF THE	4 4	40 35	ns ns	C <sub>L</sub> = 120 pF (Note 1)
t24 t25	Master Mode D0-D15 Read Se Master Mode D0-D15 Read Ho		8	NGMaci	ns ns	CORENO: -Maximum pulpur Maximum pulpurah
t26 t27	READY# Setup Time READY# Hold Time		19 4	egite noil	ns ns	s tugni murainiN- 1 tugni murainiN-
t28 t29	WSC0-WSC1 Setup Time WSC0-WSC1 Hold Time	nemonust	6 21	ave Levis	ns ns	iff.
t30 t31	RESET Setup Time RESET Hold Time	gs are toste	13 4	75 Tasso	ns ns	378 A.C. Spe clienal Operatin
t32	READYO# Valid Delay	4	31	ns	$C_L = 25  pF$	
t33	CPURST Valid Delay (Falling Ed	lge Only)	2	18	ns	$C_L = 50 pF$
t34	HOLD Valid Delay		5 5	33	ns	$C_{L} = 100  pF$
t35 t36	HLDA Setup Time HLDA Hold Time		21 6	9	ns ns	
t37a t38a	EOP# Setup (Synchronous) EOP# Hold (Synchronous)	9	21	6	ns ns	20 gs 20 gs
t37b t38b	EOP# Setup (Asynchronous) EOP# Hold (Asynchronous)		11 11		ns ns	10
t39 t40	EOP# Valid Delay (Falling Edge EOP# Float Delay	Only)	5 5	38 40	ns ns	C <sub>L</sub> = 100 pF (Note 1)
t41a t42a	DREQ Setup (Synchronous) DREQ Hold (Synchronous)	4	21	F, BLE F	ns ns	TA CEI
t41b t42b	DREQ Setup (Asynchronous) DREQ Hold (Asynchronous)	8	11	4, GLE+1	ns ns	tA-11-14
t43	INT Valid Delay from IRQn	A	valeQ bils	500	ns	W G
t44 t45	NA# Setup Time NA# Hold Time	0	5 15	3 9.040	ns ns	W L B



**82370 A.C. Specifications** These A.C. timings are tested at 1.5V thresholds, except as noted. Functional Operating Range:  $V_{CC}=5.0V\pm10\%$ ;  $T_{CASE}=0^{\circ}C$  to 96°C for 132-pin PGA, 0°C to 94°C for 100-pin plastic (Continued)

Symbol	Parameter Description	Min	Max	Units	Notes
t46	CLKIN Frequency	DC	10	MHz	Up 1
t47	CLKIN High Time	30		ns	2.0V
t48	CLKIN Low Time	50		ns	0.8V
t49	CLKIN Rise Time		10	ns	0.8V to 3.7V
t50	CLKIN Fall Time	solution and execut	10	ns	3.7V to 0.8V
7.74.54	TOUT1#/REF# Valid Delay				
t51	from CLK2 (Refresh)	4	36	ns	$C_{L} = 120  pF$
t52	from CLKIN (Timer)	3	93	ns	$C_{L} = 120  pF$
t53	TOUT2# Valid Delay	3	93	ns	C <sub>L</sub> = 120 pf
	(from CLKIN, Falling Edge Only)	- to at -m			
t54	TOUT2# Float Delay	3	36	ns	(Note 1)
t55	TOUT3# Valid Delay	3	93	ns	$C_{L} = 120  pF$
	(from CLKIN)			1	W/88, 8/108, 0/0
t56	CHPSEL# Valid Delay	1	35	ns	$C_1 = 25  pF$

#### NOTE

1. Float condition occurs when the maximum output current becomes less than I<sub>LO</sub> in magnitude. Float delay is not tested. For testing purposes, the float condition occurs when the dynamic output driven voltage changes with current loads.




Figure 13-2. A.C. Test Load




Figure 13-3






Figure 13-4. Input Setup and Hold Timing






Figure 13-5. Reset Timing




Figure 13-6. Address Output Delays






Figure 13-7. Data Bus Output Delays




Figure 13-8. Control Output Delays

Figure 13-5, Address Output Delays






Figure 13-9. Timer Output Delays



# APPENDIX A PORTS LISTED BY ADDRESS

Port Address (HEX)	Description		
00	Read/Write DMA Channel 0 Target Address, A0-A15		
01	Read/Write DMA Channel 0 Byte Count, B0-B15		
02	Read/Write DMA Channel 1 Target Address, A0-A15		
03	Read/Write DMA Channel 1 Byte Count, B0-B15		
04	Read/Write DMA Channel 2 Target Address, A0-A15		
05	Read/Write DMA Channel 2 Byte Count, B0-B15		
06	Read/Write DMA Channel 3 Target Address, A0-A15		
07	Read/Write DMA Channel 3 Byte Count, B0-B15		
08	Read/Write DMA Channel 0-3 Status/Command I Register		
09	Read/Write DMA Channel 0-3 Software Request Register		
0A	Write DMA Channel 0-3 Set-Reset Mask Register		
OB	Write DMA Channel 0-3 Mode Register I		
OC .	Write Clear Byte-Pointer FF		
0D	Write DMA Master-Clear		
0E	Write DMA Channel 0-3 Clear Mask Register		
OF	Read/Write DMA Channel 0-3 Mask Register		
10	Intel Reserved		
11	Read/Write DMA Channel 0 Byte Count, B16-B23		
12	Intel Reserved		
13	Read/Write DMA Channel 1 Byte Count, B16-B23		
14	Intel Reserved		
15	Read/Write DMA Channel 2 Byte Count, B16-B23		
16	Intel Reserved		
17	Read/Write DMA Channel 3 Byte Count, B16-B23		
18	Write DMA Channel 0-3 Bus Size Register		
19	Read/Write DMA Channel 0-3 Chaining Register		
1A	Write DMA Channel 0-3 Command Register II		
1B	Write DMA Channel 0-3 Mode Register II		
1C	Read/Write Refresh Control Register		
1E	Reset Software Request Interrupt		
20	Write Bank B ICW1, OCW2 or OCW3		
	Read Bank B Poll, Interrupt Request or In-Service		
	Status Register		
21	Write Bank B ICW2, ICW3, ICW4 or OCW1		
	Read Bank B Interrupt Mask Register		
22	Read Bank B ICW2		
28	Read/Write IRQ8 Vector Register		
29	Read/Write IRQ9 Vector Register		
2A	Reserved		



2B Read/Write IRQ11 Vector Register 2C Read/Write IRQ12 Vector Register 2D Read/Write IRQ13 Vector Register 2E Read/Write IRQ14 Vector Register 2F Read/Write IRQ15 Vector Register 30 Write Bank A ICW1, OCW2 or OCW3 Read Bank A ICW1, OCW2 or OCW3 Read Bank A ICW2, ICW3, ICW4 or OCW1 Read Bank A ICW2 38 Read/Write IRQ0 Vector Register 39 Read/Write IRQ1 Vector Register 39 Read/Write IRQ1 Vector Register 30 Read/Write IRQ3 Vector Register 30 Read/Write IRQ3 Vector Register 31 Read/Write IRQ3 Vector Register 32 Read/Write IRQ3 Vector Register 33 Reserved 34 Reserved 35 Reserved 36 Reserved 37 Read/Write Counter 0 Register 40 Read/Write Counter 1 Register 41 Read/Write Counter 1 Register 42 Read/Write Counter 1 Register 43 Write Counter 2 Register 44 Reserved 45 Reserved 46 Reserved 47 Write Counter 3 Register 48 Reserved 49 Write Wait State Register (Data—1111XXX0H) 40 Read/Write Wait State Register 0 41 Read/Write Wait State Register 1 42 Read/Write Wait State Register 2 43 Read/Write Wait State Register 1 44 Read/Write Wait State Register 1 45 Reserved 46 Reserved 47 Reserved 48 Reserved 49 Reserved 40 Reserved 41 Read/Write Wait State Register 1 42 Read/Write Wait State Register 1 43 Read/Write Wait State Register 1 44 Read/Write Wait State Register 2 45 Read/Write Ballocation Register 46 Reserved 47 Reserved 48 Reserved 49 Reserved 40 Reserved 41 Reserved 42 Read/Write IREAL Target Address, A16—A23 43 Read/Write IREAL Target Address, A16—A23 44 Read/Write IREAL Target Address, A16—A23 45 Read/Write IREAL Target Address, A16—A23 46 Read/Write IREAL Target Address, A16—A23 47 Read/Write IREAL Target Address, A16—A23 48 Read/Write IREAL Target Address,	Port Address (HEX)	Description (Kalan
2C Read/Write IRQ12 Vector Register 2D Read/Write IRQ13 Vector Register 2E Read/Write IRQ15 Vector Register 30 Write Bank A ICW1, CCW2 or OCW3 Read Bank A Poll, Interrupt Request or In-Service Status Register 31 Write Bank A ICW2, ICW3, ICW4 or OCW1 Read Bank A ICW2, ICW3, ICW4 or OCW1 Read Bank A IcW2 38 Read/Write IRQ1 Vector Register 39 Read/Write IRQ1 Vector Register 39 Read/Write IRQ1 Vector Register 30 Read/Write IRQ1 Vector Register 30 Read/Write IRQ1 Vector Register 31 Read/Write IRQ1 Vector Register 32 Read/Write IRQ3 Vector Register 33 Read/Write IRQ3 Vector Register 34 Read/Write IRQ3 Vector Register 35 Read/Write IRQ4 Vector Register 36 Reserved 37 Read/Write IRQ4 Vector Register 40 Reserved 41 Read/Write Counter 0 Register 42 Read/Write Counter 1 Register 43 Write Counter 1 Register 44 Read/Write Counter 2 Register 45 Reserved 46 Reserved 47 Write Counter 3 Register 48 Reserved 49 Write Word Register II—Counter 0, 1, 2 44 Reserved 46 Reserved 47 Write Write Counter 3 Register 48 Reserved 49 Reserved 40 Reserved 41 Read/Write Wait State Register 0 42 Read/Write Wait State Register 0 43 Read/Write Wait State Register 1 44 Read/Write Wait State Register 1 45 Read/Write Wait State Register 1 46 Reserved 47 Reserved 48 Reserved 49 Reserved 40 Reserved 41 Read/Write Wait State Register 1 42 Read/Write Wait State Register 1 43 Read/Write Wait State Register 1 44 Read/Write Wait State Register 1 45 Reserved 46 Reserved 47 Reserved 48 Reserved 49 Reserved 40 Reserved 41 Read/Write Refresh Wait State Register 1 42 Read/Write Refresh Wait State Register 1 43 Reserved 44 Reserved 45 Reserved 46 Reserved 47 Reserved 48 Reserved 49 Reserved 40 Reserved 41 Read/Write DMA Channel 1 Target Address, A16-A23 49 Read/Write DMA Channel 0 Target Address, A16-A23 40 Read/Write DMA Channel 6 Target Address, A16-A23 41 Read/Write DMA Channel 6 Target Address, A16-A23 42 Read/Write DMA Channel 6 Target Address, A16-A23 42 Read/Write DMA Channel 6 Target Address, A16-A23 45 Read/Write DMA Channel 6 Target Address, A16-A23 46	BIA 2B samboA rates	Read/Write IRQ11 Vector Register
2D Read/Write IRQ13 Vector Register 2E Read/Write IRQ15 Vector Register 30 Write Bank A ICW1, OCW2 or OCW3 Read Bank A Poll, Interrupt Request or In-Service Status Register Write Bank A ICW2, ICW3, ICW4 or OCW1 Read Bank A ICW2, ICW3, ICW4 or OCW1 Read Bank A ICW2, ICW3, ICW4 or OCW1 Read Bank A ICW2 Read Bank A ICW2 Read Bank A ICW2 Read Write IRQ0 Vector Register Read/Write IRQ1 Vector Register Read/Write IRQ1 Vector Register Read/Write IRQ1 Vector Register Read/Write IRQ3 Vector Register Read/Write IRQ4 Vector Register Read/Write IRQ4 Vector Register Read/Write IRQ7 Vector Register Reserved Reserved Reserved Read/Write Counter 1 Register Read/Write Counter 1 Register Read/Write Counter 1 Register Read/Write Counter 1 Register Read/Write Counter 3 Register Reserved Read/Write Wait State Register 1 Read/Write Wait State Register 2 Read/Write Wait State Register 1 Reserved Re	2C	
2E Read/Write IRQ14 Vector Register 30 Wite Bank A ICW1, OCW2 or OCW3 Read Bank A Poll, Interrupt Request or In-Service Status Register 31 Write Bank A ICW2, ICW3, ICW4 or OCW1 Read Bank A Interrupt Mask Register 32 Read Bank A Interrupt Mask Register Read Bank A Interrupt Mask Register Read Bank A ICW2 88 Read/Write IRQ1 Vector Register 89 Read/Write IRQ1 Vector Register 80 Read/Write IRQ1.5 Vector Register 81 Read/Write IRQ3 Vector Register 81 Read/Write IRQ4 Vector Register 82 Read/Write IRQ4 Vector Register 83 Read/Write IRQ4 Vector Register 84 Reserved 85 Reserved 86 Reserved 87 Read/Write Counter 0 Register 86 Read/Write Counter 1 Register 87 Read/Write Counter 2 Register 87 Read/Write Counter 3 Register 88 Reserved 89 Write Word Register I—Counter 0, 1, 2 80 Reserved 81 Write Counter 3 Register 81 Write Counter 3 Register 82 Reserved 83 Write Word Register IP—Counter 3 84 Reserved 85 Reserved 86 Reserved 87 Write Word Register IP—Counter 3 88 Read/Write Wait State Register 0 89 Read/Write Wait State Register 1 80 Read/Write Wait State Register 1 80 Read/Write Wait State Register 1 80 Reserved 81 Reserved 82 Read/Write Wait State Register 1 83 Reserved 84 Reserved 85 Reserved 86 Reserved 87 Reserved 87 Reserved 88 Read/Write DMA Channel 2 Target Address, A16—A23 89 Read/Write DMA Channel 1 Target Address, A16—A23 80 Read/Write DMA Channel 1 Target Address, A16—A23 80 Read/Write DMA Channel 6 Target Address, A16—A23 81 Read/Write DMA Channel 6 Target Address, A16—A23 82 Read/Write DMA Channel 7 Target Address, A16—A23 83 Read/Write DMA Channel 6 Target Address, A16—A23 84 Read/Write DMA Channel 7 Target Address, A16—A23 85 Read/Write DMA Channel 7 Target Address, A16—A23 86 Read/Write DMA Channel 6 Target Address, A16—A23 87 Read/Write DMA Channel 7 Target Address, A16—A23 88 Read/Write DMA Channel 6 Target Address, A16—A23 89 Read/Write DMA Channel 6 Target Address, A16—A23 80 Read/Write DMA Channel 7 Target Address, A16—A23 80 Read/Write DMA Channel 6 Target Address, A16—A23 81 Read/Write DMA Channel 6 T	2D seemble A solded	40 1.00 1.00 1.55 m 1.55 1.55 1.55 1.55 1.55 1.55 1.
2F 30 Write Bank A ICW1, OCW2 or OCW3 Read Bank A Poll, Interrupt Request or In-Service Status Register Write Bank A ICW2, ICW3, ICW4 or OCW1 Read Bank A ICW2, ICW3, ICW4 or OCW1 Read Bank A ICW2 Read Write IRQ0 Vector Register Read Write IRQ1 Vector Register Read/Write IRQ1 Vector Register Read/Write IRQ3 Vector Register Read/Write IRQ4 Vector Register Read/Write IRQ4 Vector Register Read/Write IRQ7 Vector Register Reserved Reserved Reserved Reserved Reserved Read/Write Counter 0 Register Read/Write Counter 1 Register Read/Write Counter 2 Register Read/Write Counter 2 Register Read/Write Counter 2 Register Read/Write Counter 3 Register Reserved Write Counter 3 Register I—Counter 0, 1, 2 Read/Write Counter 3 Register Reserved Read/Write Wait State Register 0 Read/Write Wait State Register 1 Read/Write Wait State Register 1 Read/Write Wait State Register 2 Read/Write Wait State Register 7 Reserved Reserv	2E seerbh A seize	
Write Bank A ICW1, OCW2 or OCW3 Read Bank A Poll, Interrupt Request or In-Service Status Register Write Bank A ICW2, ICW3, ICW4 or OCW1 Read Bank A ICW2, ICW3, ICW4 or OCW1 Read Bank A ICW2 Read Bank A ICW2 Read Bank A ICW2 Read Bank A ICW2 Read/Write IRQ1 Vector Register Read/Write IRQ1.5 Vector Register Read/Write IRQ1.5 Vector Register Read/Write IRQ3 Vector Register Read/Write IRQ4 Vector Register Read/Write IRQ4 Vector Register Reserved Reserved Reserved Reserved Read/Write Counter 1 Register Read/Write Counter 1 Register Read/Write Counter 2 Register Read/Write Counter 2 Register Reserved Reserved Write Counter 3 Register Reserved Read/Write Wait State Register 0 Read/Write Wait State Register 1 Reserved Res		
Read Bank A Poll, Interrupt Request or In-Service Status Register  Write Bank A ICW2, ICW3, ICW4 or OCW1 Read Bank A ICW2, ICW3, ICW4 or OCW1 Read Bank A ICW2 Read/Write IRQ0 Vector Register Read/Write IRQ0 Vector Register Read/Write IRQ1 Vector Register Read/Write IRQ1.5 Vector Register Read/Write IRQ1.5 Vector Register Read/Write IRQ4 Vector Register Read/Write IRQ4 Vector Register Reserved Reserved Reserved Reserved Reserved Read/Write Counter 0 Register Read/Write Counter 1 Register Read/Write Counter 1 Register Read/Write Counter 2 Register Read/Write Counter 3 Register Reserved Read/Write Wait State Register 0 Read/Write Wait State Register 1 Read/Write Wait State Register 1 Read/Write Wait State Register 2 Reserved		
Status Register Write Bank A ICW2, ICW3, ICW4 or OCW1 Read Bank A ICW2, ICW3, ICW4 or OCW1 Read Bank A ICW2 Read/Write IRQ0 Vector Register Read/Write IRQ1 Vector Register Read/Write IRQ1 Vector Register Read/Write IRQ3 Vector Register Read/Write IRQ4 Vector Register Read/Write IRQ4 Vector Register Read/Write IRQ7 Vector Register Read/Write IRQ7 Vector Register Read/Write Counter 1 Register Read/Write Counter 1 Register Read/Write Counter 2 Register Read/Write Counter 2 Register Read/Write Counter 3 Register Reserved Re		
Write Bank A ICW2, ICW3, ICW4 or OCW1 Read Bank A Interrupt Mask Register  Read Bank A ICW2 Read Bank A ICW2 Read Bank A ICW2 Read/Write IRQ1 Vector Register Read/Write IRQ1 Vector Register Read/Write IRQ3 Vector Register Read/Write IRQ3 Vector Register Read/Write IRQ4 Vector Register Read/Write IRQ4 Vector Register Read/Write IRQ4 Vector Register Read/Write IRQ4 Vector Register Reserved Reserved Reserved Reserved Read/Write Counter 0 Register Read/Write Counter 1 Register Read/Write Counter 2 Register Read/Write Counter 3 Register Reserved Read/Write Wait State Register (Data—1111XXXOH) Read/Write Wait State Register 1 Read/Write Wait State Register 7 Reserved		
Read Bank A Interrupt Mask Register  32 Read/Write IRQ0 Vector Register  39 Read/Write IRQ1 Vector Register  30 Read/Write IRQ1.5 Vector Register  31 Read/Write IRQ1.5 Vector Register  32 Read/Write IRQ3 Vector Register  33 Read/Write IRQ4 Vector Register  34 Reserved  35 Reserved  36 Reserved  37 Reserved  38 Read/Write IRQ7 Vector Register  40 Reserved  41 Read/Write Counter 0 Register  42 Read/Write Counter 1 Register  43 Write Counter 2 Register  44 Read/Write Counter 3 Register  45 Reserved  46 Reserved  47 Write Word Register II—Counter 3  48 Write Word Register II—Counter 3  49 Write Word Register II—Counter 3  40 Read/Write Wait State Register 0  41 Read/Write Wait State Register 0  42 Read/Write Wait State Register 0  43 Read/Write Wait State Register 1  44 Read/Write Wait State Register 0  45 Reserved  46 Reserved  47 Reserved  48 Reserved  49 Read/Write Wait State Register 1  40 Read/Write Wait State Register 1  41 Read/Write Wait State Register 2  42 Read/Write Wait State Register 2  43 Reserved  44 Reserved  45 Reserved  46 Reserved  47 Reserved  48 Reserved  49 Reserved  40 Reserved  40 Reserved  41 Reserved  42 Read/Write DMA Channel 2 Target Address, A16—A23  48 Read/Write DMA Channel 1 Target Address, A16—A23  48 Read/Write DMA Channel 1 Target Address, A16—A23  48 Read/Write DMA Channel 6 Target Address, A16—A23  48 Read/Write DMA Channel 7 Target Address, A16—A23  49 Read/Write DMA Channel 7 Target Address, A16—A23  49 Read/Write DMA Channel 7 Target Address, A16—A23  40 Read/Write DMA Channel 7 Target Address, A16—A23  40 Read/Write DMA Channel 7 Target Address, A16—A23  41 Read/Write DMA Channel 7 Target Address, A16—A23  42 Read/Write DMA Channel 7 Target Address, A16—A23  43 Read/Write DMA Channel 7 Target Address, A16—A23  44 Read/Write DMA Channel 7 Target Address, A16—A23  45 Read/Write DMA Channel 7 Target Address, A16—A23  46 Read/Write DMA Channel 7 Target Address, A16—A23  47 Read/Write DMA Channel 7 Target Address, A16—A23  48 Read/Write DMA Channel 7 Target Address, A16—A23  48 R		[12] [14] [14] [15] [15] [15] [15] [15] [15] [15] [15
Read Bank A ICW2 Read/Write IRQ0 Vector Register Read/Write IRQ1.5 Vector Register Read/Write IRQ1.5 Vector Register Read/Write IRQ1.5 Vector Register Read/Write IRQ3 Vector Register Read/Write IRQ4 Vector Register Read/Write IRQ7 Vector Register Reserved Reserved Read/Write Counter 0 Register Read/Write Counter 0 Register Read/Write Counter 1 Register Read/Write Counter 1 Register Read/Write Counter 2 Register Read/Write Counter 3 Register Reserved Read/Write Wait State Register (Data—1111XXX0H) Read/Write Wait State Register 1 Read/Write Refresh Wait State Register Reserved		이번 보다 보는 것이 점점 이번 가는 그래요? 하면 하면 가게 하면 이 사람들이 되었다. 그리고 있다면 보고 있다면 되었다.
Read/Write IRQ0 Vector Register Read/Write IRQ1 Vector Register Read/Write IRQ1 Vector Register Read/Write IRQ3 Vector Register Read/Write IRQ4 Vector Register Read/Write IRQ4 Vector Register Read/Write IRQ4 Vector Register Reserved Reserved Reserved Reserved Read/Write Counter 0 Register Read/Write Counter 1 Register Read/Write Counter 1 Register Read/Write Counter 2 Register Read/Write Counter 3 Register Reserved Reserve		
Read/Write IRQ1 Vector Register Read/Write IRQ1.5 Vector Register Read/Write IRQ3 Vector Register Read/Write IRQ4 Vector Register Read/Write IRQ4 Vector Register Reserved Reserved Reserved Reserved Read/Write IRQ7 Vector Register Read/Write Counter 0 Register Read/Write Counter 1 Register Read/Write Counter 1 Register Read/Write Counter 2 Register Read/Write Counter 3 Register Read/Write Counter 3 Register Reserved Read/Write Wait State Register (Data—1111XXX0H) Read/Write Wait State Register 1 Read/Write Wait State Register 1 Read/Write Wait State Register 2 Read/Write Wait State Register 2 Read/Write Wait State Register 2 Read/Write Wait State Register Reserved Reserv		Tioda Daimiri Torra
Read/Write IRQ1.5 Vector Register Read/Write IRQ3 Vector Register Read/Write IRQ4 Vector Register Reserved Reserved Reserved Read/Write IRQ7 Vector Register Read/Write Counter 0 Register Read/Write Counter 1 Register Read/Write Counter 1 Register Read/Write Counter 2 Register Read/Write Counter 2 Register Read/Write Counter 3 Register Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Read/Write Wait State Register 0 Read/Write Wait State Register 1 Read/Write Wait State Register 2 Reserved		
Read/Write IRQ3 Vector Register Read/Write IRQ4 Vector Register Reserved Reserved Reserved Read/Write IRQ7 Vector Register Read/Write Counter 0 Register Read/Write Counter 1 Register Read/Write Counter 1 Register Read/Write Counter 2 Register Read/Write Counter 2 Register Read/Write Counter 3 Register Reserved Read/Write Word Register II—Counter 3 Write Internal Control Port Write CPU Reset Register (Data—1111XXX0H) Read/Write Wait State Register 0 Read/Write Wait State Register 1 Read/Write Refresh Wait State Register 7 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Read/Write Internal Diagnostic Port 0 Read/Write DMA Channel 3 Target Address, A16—A23 Read/Write DMA Channel 1 Target Address, A16—A23 Read/Write DMA Channel 0 Target Address, A16—A23 Read/Write DMA Channel 1 Target Address, A16—A23 Read/Write DMA Channel 6 Target Address, A16—A23 Read/Write DMA Channel 7 Target Address, A16—A23 Read/Write DMA Channel 6 Target Address, A16—A23 Read/Write DMA Channel 7 Target Address, A16—A23 Read/Write DMA Channel 6 Target Address, A16—A23 Read/Write DMA Channel 7 Target Address, A16—A23 Read/Write DMA Channel 6 Target Address, A16—A23 Read/Write DMA Channel 7 Target Address, A16—A23 Read/Write DMA Channel 6 Target Address, A16—A23 Read/Write DMA Channel 7 Target Address, A16—A23 Read/Write DMA Channel 6 Target Add		
Read/Write IRQ4 Vector Register  Reserved Reserved Read/Write IRQ7 Vector Register Read/Write Counter 0 Register Read/Write Counter 1 Register Read/Write Counter 2 Register Read/Write Counter 2 Register Reserved Read/Write Wait State Register 0 Read/Write Wait State Register 1 Reserved Rese		
Reserved Read/Write IRQ7 Vector Register Read/Write Counter 0 Register Read/Write Counter 1 Register Read/Write Counter 1 Register Read/Write Counter 2 Register Read/Write Counter 3 Register I—Counter 0, 1, 2 Read/Write Counter 3 Register I—Counter 0, 1, 2 Read/Write Counter 3 Register Reserved Reserved Reserved Write Word Register II—Counter 3 Write Internal Control Port Write CPU Reset Register (Data—1111XXX0H) Read/Write Wait State Register 0 Read/Write Wait State Register 1 Read/Write Wait State Register 1 Read/Write Wait State Register 2 Read/Write Refresh Wait State Register 7 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Read/Write Relocation Register Read/Write DMA Channel 2 Target Address, A16–A23 Read/Write DMA Channel 1 Target Address, A16–A23 Read/Write Internal Diagnostic Port 1 Read/Write DMA Channel 1 Target Address, A16–A23 Read/Write DMA Channel 6 Target Address, A16–A23 Read/Write DMA Channel 6 Target Address, A16–A23 Read/Write DMA Channel 7 Target Address, A16–A23 Read/Write DMA Channel 6 Target Address, A16–A23 Read/Write DMA Channel 7 Target Address, A16–A23 Read/Write DMA Channel 7 Target Address, A16–A23 Read/Write DMA Channel 7 Target Address, A16–A23 Read/Write DMA Channel 6 Target Address, A16–A23 Read/Write DMA Channel 7 Target Address, A16–A23 Read/Write DMA Channel 5 Target Address, A16–A23		
Reserved Read/Write IRQ7 Vector Register Read/Write Counter 0 Register Read/Write Counter 1 Register Read/Write Counter 2 Register Read/Write Counter 2 Register Write Control Word Register I—Counter 0, 1, 2 Read/Write Counter 3 Register Reserved Reserved Reserved Write Word Register II—Counter 3 Write Internal Control Port Write CPU Reset Register (Data—1111XXX0H) Read/Write Wait State Register 0 Reserved Read/Write Relocation Register Read/Write DMA Channel 2 Target Address, A16–A23 Read/Write DMA Channel 1 Target Address, A16–A23 Read/Write DMA Channel 6 Target Address, A16–A23 Read/Write DMA Channel 7 Target Address, A16–A23		
Read/Write IRQ7 Vector Register  Read/Write Counter 0 Register  Read/Write Counter 1 Register  Read/Write Counter 1 Register  Read/Write Counter 2 Register  Write Control Word Register I—Counter 0, 1, 2  Read/Write Counter 3 Register  Reserved  Reserved  Reserved  Write Word Register II—Counter 3  Write Word Register II—Counter 3  Write Internal Control Port  Write CPU Reset Register (Data—1111XXX0H)  Read/Write Wait State Register 0  Read/Write Wait State Register 1  Read/Write Wait State Register 2  Read/Write Wait State Register 2  Read/Write Refresh Wait State Register 2  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Read/Write Internal Diagnostic Port 0  Read/Write DMA Channel 2 Target Address, A16–A23  Read/Write DMA Channel 1 Target Address, A16–A23  Read/Write DMA Channel 0 Target Address, A16–A23  Read/Write DMA Channel 1 Target Address, A16–A23  Read/Write DMA Channel 6 Target Address, A16–A23  Read/Write DMA Channel 6 Target Address, A16–A23  Read/Write DMA Channel 7 Target Address, A16–A23  Read/Write DMA Channel 6 Target Address, A16–A23  Read/Write DMA Channel 7 Target Address, A16–A23		11000.100
40 Read/Write Counter 0 Register 41 Read/Write Counter 1 Register 42 Read/Write Counter 2 Register 43 Write Control Word Register I—Counter 0, 1, 2 44 Reserved 45 Reserved 46 Reserved 47 Write Word Register II—Counter 3 61 Write Internal Control Port 64 Write CPU Reset Register (Data—1111XXX0H) 72 Read/Write Wait State Register 0 73 Read/Write Wait State Register 1 74 Read/Write Wait State Register 2 75 Read/Write Wait State Register 2 76 Reserved 77 Reserved 77 Reserved 78 Reserved 79 Reserved 79 Read/Write Refresh Wait State Register 80 Read/Write Refresh Wait State Register 80 Read/Write Refresh Wait State Register 80 Read/Write DMA Channel 2 Target Address, A16–A23 81 Read/Write DMA Channel 1 Target Address, A16–A23 82 Read/Write DMA Channel 1 Target Address, A16–A23 83 Read/Write DMA Channel 0 Target Address, A16–A23 84 Read/Write DMA Channel 6 Target Address, A16–A23 85 Read/Write DMA Channel 7 Target Address, A16–A23 86 Read/Write DMA Channel 7 Target Address, A16–A23 87 Read/Write DMA Channel 6 Target Address, A16–A23 88 Read/Write DMA Channel 7 Target Address, A16–A23 89 Read/Write DMA Channel 7 Target Address, A16–A23 80 Read/Write DMA Channel 7 Target Address, A16–A23 81 Read/Write DMA Channel 7 Target Address, A16–A23 82 Read/Write DMA Channel 7 Target Address, A16–A23 83 Read/Write DMA Channel 7 Target Address, A16–A23 84 Read/Write DMA Channel 7 Target Address, A16–A23 85 Read/Write DMA Channel 7 Target Address, A16–A23 86 Read/Write DMA Channel 7 Target Address, A16–A23 87 Read/Write DMA Channel 7 Target Address, A16–A23 88 Read/Write DMA Channel 7 Target Address, A16–A23 89 Read/Write DMA Channel 7 Target Address, A16–A23 80 Read/Write DMA Channel 7 Target Address, A16–A23 80 Read/Write DMA Channel 7 Target Address, A16–A23 81 Read/Write DMA Channel 7 Target Address, A16–A23 82 Read/Write DMA Channel 7 Target Address, A16–A23		
41 Read/Write Counter 1 Register 42 Read/Write Counter 2 Register 43 Write Control Word Register I—Counter 0, 1, 2 44 Reserved 45 Reserved 46 Reserved 47 Write Word Register II—Counter 3 61 Write Internal Control Port 64 Write CPU Reset Register (Data—1111XXX0H) 72 Read/Write Wait State Register 0 73 Read/Write Wait State Register 1 74 Read/Write Wait State Register 2 75 Read/Write Refresh Wait State Register 76 Reserved 77 Reserved 78 Reserved 79 Reserved 79 Reserved 70 Reserved 71 Read/Write Relocation Register 80 Read/Write Internal Diagnostic Port 0 81 Read/Write DMA Channel 3 Target Address, A16—A23 82 Read/Write DMA Channel 1 Target Address, A16—A23 83 Read/Write DMA Channel 0 Target Address, A16—A23 84 Read/Write DMA Channel 0 Target Address, A16—A23 85 Read/Write DMA Channel 6 Target Address, A16—A23 86 Read/Write DMA Channel 6 Target Address, A16—A23 87 Read/Write DMA Channel 6 Target Address, A16—A23 88 Read/Write DMA Channel 7 Target Address, A16—A23 89 Read/Write DMA Channel 7 Target Address, A16—A23 80 Read/Write DMA Channel 7 Target Address, A16—A23 81 Read/Write DMA Channel 7 Target Address, A16—A23 82 Read/Write DMA Channel 7 Target Address, A16—A23 83 Read/Write DMA Channel 7 Target Address, A16—A23 84 Read/Write DMA Channel 7 Target Address, A16—A23 85 Read/Write DMA Channel 7 Target Address, A16—A23 86 Read/Write DMA Channel 7 Target Address, A16—A23 87 Read/Write DMA Channel 7 Target Address, A16—A23 88 Read/Write DMA Channel 5 Target Address, A16—A23 89 Read/Write DMA Channel 5 Target Address, A16—A23 80 Read/Write DMA Channel 5 Target Address, A16—A23 80 Read/Write DMA Channel 5 Target Address, A16—A23 81 Read/Write DMA Channel 5 Target Address, A16—A23 81 Read/Write DMA Channel 5 Target Address, A16—A23		그리고 그리고 있는 사람들은 경찰을 되었다면서 회에서 하는데 하는데 하는데 하는데 바람들이 되었다면 하는데
42 Read/Write Counter 2 Register 43 Write Control Word Register I—Counter 0, 1, 2 44 Read/Write Counter 3 Register 45 Reserved 46 Reserved 47 Write Word Register II—Counter 3 61 Write Internal Control Port 64 Write CPU Reset Register (Data—1111XXX0H) 72 Read/Write Wait State Register 0 73 Read/Write Wait State Register 1 74 Read/Write Wait State Register 1 75 Read/Write Wait State Register 2 76 Reserved 77 Reserved 78 Reserved 79 Reserved 79 Reserved 70 Reserved 71 Read/Write Relocation Register 70 Reserved 71 Read/Write Internal Diagnostic Port 0 81 Read/Write DMA Channel 2 Target Address, A16—A23 82 Read/Write DMA Channel 3 Target Address, A16—A23 83 Read/Write DMA Channel 1 Target Address, A16—A23 84 Read/Write DMA Channel 6 Target Address, A16—A23 85 Read/Write DMA Channel 6 Target Address, A16—A23 86 Read/Write DMA Channel 7 Target Address, A16—A23 87 Read/Write DMA Channel 6 Target Address, A16—A23 88 Read/Write DMA Channel 7 Target Address, A16—A23 89 Read/Write DMA Channel 7 Target Address, A16—A23 80 Read/Write DMA Channel 6 Target Address, A16—A23 81 Read/Write DMA Channel 7 Target Address, A16—A23 82 Read/Write DMA Channel 6 Target Address, A16—A23 83 Read/Write DMA Channel 7 Target Address, A16—A23 84 Read/Write DMA Channel 7 Target Address, A16—A23 85 Read/Write DMA Channel 7 Target Address, A16—A23 86 Read/Write DMA Channel 7 Target Address, A16—A23 87 Read/Write DMA Channel 7 Target Address, A16—A23 88 Read/Write DMA Channel 5 Target Address, A16—A23		
Write Control Word Register I—Counter 0, 1, 2  44 Read/Write Counter 3 Register  45 Reserved  46 Reserved  47 Write Word Register II—Counter 3  61 Write Internal Control Port  64 Write CPU Reset Register (Data—1111XXX0H)  72 Read/Write Wait State Register 0  73 Read/Write Wait State Register 1  74 Read/Write Wait State Register 2  75 Read/Write Refresh Wait State Register 7  76 Reserved  77 Reserved  78 Reserved  79 Reserved  79 Reserved  70 Reserved  78 Reserved  79 Read/Write Relocation Register  80 Read/Write Internal Diagnostic Port 0  81 Read/Write DMA Channel 2 Target Address, A16—A23  82 Read/Write DMA Channel 3 Target Address, A16—A23  83 Read/Write DMA Channel 1 Target Address, A16—A23  84 Read/Write DMA Channel 0 Target Address, A16—A23  85 Read/Write DMA Channel 6 Target Address, A16—A23  86 Read/Write DMA Channel 6 Target Address, A16—A23  87 Read/Write DMA Channel 6 Target Address, A16—A23  88 Read/Write DMA Channel 7 Target Address, A16—A23  89 Read/Write DMA Channel 7 Target Address, A16—A23  80 Read/Write DMA Channel 7 Target Address, A16—A23  80 Read/Write DMA Channel 7 Target Address, A16—A23  81 Read/Write DMA Channel 7 Target Address, A16—A23  82 Read/Write DMA Channel 7 Target Address, A16—A23  83 Read/Write DMA Channel 7 Target Address, A16—A23  84 Read/Write DMA Channel 7 Target Address, A16—A23  85 Read/Write DMA Channel 7 Target Address, A16—A23  86 Read/Write DMA Channel 7 Target Address, A16—A23  87 Read/Write DMA Channel 7 Target Address, A16—A23  88 Read/Write DMA Channel 7 Target Address, A16—A23  89 Read/Write DMA Channel 7 Target Address, A16—A23  80 Read/Write DMA Channel 7 Target Address, A16—A23  80 Read/Write DMA Channel 7 Target Address, A16—A23  81 Read/Write DMA Channel 7 Target Address, A16—A23  81 Read/Write DMA Channel 7 Target Address, A16—A23  82 Read/Write DMA Channel 7 Target Address, A16—A23		
Read/Write Counter 3 Register Reserved Reserved Write Word Register II—Counter 3 Write Internal Control Port Write CPU Reset Register (Data—1111XXX0H) Read/Write Wait State Register 0 Read/Write Wait State Register 1 Read/Write Wait State Register 2 Read/Write Wait State Register 2 Read/Write Wait State Register 7 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Read/Write Relocation Register Read/Write Internal Diagnostic Port 0 Read/Write DMA Channel 3 Target Address, A16—A23 Read/Write DMA Channel 0 Target Address, A16—A23 Read/Write DMA Channel 0 Target Address, A16—A23 Read/Write DMA Channel 0 Target Address, A16—A23 Read/Write DMA Channel 6 Target Address, A16—A23 Read/Write DMA Channel 6 Target Address, A16—A23 Read/Write DMA Channel 6 Target Address, A16—A23 Read/Write DMA Channel 7 Target Address, A16—A23 Read/Write DMA Channel 5 Target Address, A16—A23		Trouble Trouble Englisher
45 46 47 48 48 49 47 Write Word Register II—Counter 3 Write Internal Control Port Write CPU Reset Register (Data—1111XXX0H) 49 40 41 41 42 43 44 45 45 46 46 47 Write Word Register II—Counter 3 Write Internal Control Port Write CPU Reset Register (Data—1111XXX0H) 40 41 42 43 44 44 44 44 44 44 44 44 44 44 44 44		## 100 Hear 12
Reserved Write Word Register II—Counter 3 Write Internal Control Port Write CPU Reset Register (Data—1111XXX0H) Read/Write Wait State Register 0 Read/Write Wait State Register 1 Read/Write Wait State Register 2 Read/Write Wait State Register 2 Read/Write Refresh Wait State Register Reserved Reserved Reserved Reserved Reserved Reserved Reserved Read/Write Relocation Register Read/Write Internal Diagnostic Port 0 Read/Write DMA Channel 2 Target Address, A16–A23 Read/Write DMA Channel 1 Target Address, A16–A23 Read/Write DMA Channel 0 Target Address, A16–A23 Read/Write DMA Channel 0 Target Address, A16–A23 Read/Write DMA Channel 6 Target Address, A16–A23 Read/Write DMA Channel 6 Target Address, A16–A23 Read/Write DMA Channel 7 Target Address, A16–A23 Read/Write DMA Channel 5 Target Address, A16–A23		
Write Word Register II—Counter 3 Write Internal Control Port Write CPU Reset Register (Data—1111XXX0H) Read/Write Wait State Register 0 Read/Write Wait State Register 1 Read/Write Wait State Register 2 Read/Write Wait State Register 2 Read/Write Refresh Wait State Register Reserved Reserved Reserved Reserved Reserved Read/Write Relocation Register Read/Write Internal Diagnostic Port 0 Read/Write DMA Channel 2 Target Address, A16–A23 Read/Write DMA Channel 1 Target Address, A16–A23 Read/Write DMA Channel 0 Target Address, A16–A23 Read/Write DMA Channel 0 Target Address, A16–A23 Read/Write DMA Channel 0 Target Address, A16–A23 Read/Write DMA Channel 6 Target Address, A16–A23 Read/Write DMA Channel 6 Target Address, A16–A23 Read/Write DMA Channel 7 Target Address, A16–A23 Read/Write DMA Channel 5 Target Address, A16–A23	45	
Write Internal Control Port Write CPU Reset Register (Data—1111XXX0H) Read/Write Wait State Register 0 Read/Write Wait State Register 1 Read/Write Wait State Register 2 Read/Write Refresh Wait State Register Reserved Reserved Reserved Reserved Reserved Reserved Read/Write Relocation Register Read/Write Internal Diagnostic Port 0 Read/Write DMA Channel 2 Target Address, A16–A23 Read/Write DMA Channel 1 Target Address, A16–A23 Read/Write DMA Channel 0 Target Address, A16–A23 Read/Write Internal Diagnostic Port 1 Read/Write DMA Channel 6 Target Address, A16–A23 Read/Write DMA Channel 7 Target Address, A16–A23 Read/Write DMA Channel 5 Target Address, A16–A23		
Write CPU Reset Register (Data—1111XXX0H) Read/Write Wait State Register 0 Read/Write Wait State Register 1 Read/Write Wait State Register 2 Read/Write Wait State Register 2 Read/Write Refresh Wait State Register Reserved Reserved Reserved Reserved Reserved Reserved Read/Write Relocation Register Read/Write Internal Diagnostic Port 0 Read/Write DMA Channel 2 Target Address, A16–A23 Read/Write DMA Channel 1 Target Address, A16–A23 Read/Write DMA Channel 0 Target Address, A16–A23 Read/Write DMA Channel 0 Target Address, A16–A23 Read/Write DMA Channel 6 Target Address, A16–A23 Read/Write DMA Channel 6 Target Address, A16–A23 Read/Write DMA Channel 7 Target Address, A16–A23 Read/Write DMA Channel 5 Target Address, A16–A23	47	
72 Read/Write Wait State Register 0 73 Read/Write Wait State Register 1 74 Read/Write Wait State Register 2 75 Read/Write Refresh Wait State Register 76 Reserved 77 Reserved 78 Reserved 79 Reserved 79 Reserved 79 Reserved 70 Reserved 70 Reserved 71 Read/Write Relocation Register 70 Read/Write Internal Diagnostic Port 0 71 Read/Write DMA Channel 2 Target Address, A16—A23 72 Read/Write DMA Channel 3 Target Address, A16—A23 73 Read/Write DMA Channel 1 Target Address, A16—A23 74 Read/Write DMA Channel 0 Target Address, A16—A23 75 Read/Write DMA Channel 0 Target Address, A16—A23 76 Read/Write DMA Channel 0 Target Address, A16—A23 77 Read/Write DMA Channel 0 Target Address, A16—A23 78 Read/Write DMA Channel 6 Target Address, A16—A23 89 Read/Write DMA Channel 7 Target Address, A16—A23 80 Read/Write DMA Channel 7 Target Address, A16—A23 81 Read/Write DMA Channel 7 Target Address, A16—A23 82 Read/Write DMA Channel 7 Target Address, A16—A23 83 Read/Write DMA Channel 5 Target Address, A16—A23 84 Read/Write DMA Channel 5 Target Address, A16—A23 85 Read/Write DMA Channel 5 Target Address, A16—A23	61	
Read/Write Wait State Register 1 Read/Write Wait State Register 2 Read/Write Refresh Wait State Register Reserved Reserved Reserved Reserved Reserved Reserved Read/Write Relocation Register Read/Write Internal Diagnostic Port 0 Read/Write DMA Channel 2 Target Address, A16–A23 Read/Write DMA Channel 1 Target Address, A16–A23 Read/Write DMA Channel 0 Target Address, A16–A23 Read/Write DMA Channel 0 Target Address, A16–A23 Read/Write DMA Channel 6 Target Address, A16–A23 Read/Write DMA Channel 6 Target Address, A16–A23 Read/Write DMA Channel 7 Target Address, A16–A23 Read/Write DMA Channel 7 Target Address, A16–A23 Read/Write DMA Channel 5 Target Address, A16–A23		(- 4.4
74 Read/Write Wait State Register 2 75 Read/Write Refresh Wait State Register 76 Reserved 77 Reserved 78 Reserved 79 Reserved 79 Reserved 70 Reserved 75 Read/Write Relocation Register 80 Read/Write Internal Diagnostic Port 0 81 Read/Write DMA Channel 2 Target Address, A16–A23 82 Read/Write DMA Channel 3 Target Address, A16–A23 83 Read/Write DMA Channel 1 Target Address, A16–A23 84 Read/Write DMA Channel 0 Target Address, A16–A23 85 Read/Write DMA Channel 0 Target Address, A16–A23 86 Read/Write DMA Channel 6 Target Address, A16–A23 87 Read/Write DMA Channel 6 Target Address, A16–A23 88 Read/Write DMA Channel 7 Target Address, A16–A23 89 Read/Write DMA Channel 5 Target Address, A16–A23 80 Read/Write DMA Channel 5 Target Address, A16–A23 81 Read/Write DMA Channel 5 Target Address, A16–A23 82 Read/Write DMA Channel 5 Target Address, A16–A23 83 Read/Write DMA Channel 5 Target Address, A16–A23	72	
75 Read/Write Refresh Wait State Register 76 Reserved 77 Reserved 78 Reserved 79 Reserved 79 Reserved 79 Reserved 70 Reserved 70 Reserved 71 Reserved 72 Reserved 73 Reserved 74 Reserved 75 Read/Write Relocation Register 76 Read/Write Internal Diagnostic Port 0 76 Read/Write DMA Channel 2 Target Address, A16—A23 76 Read/Write DMA Channel 3 Target Address, A16—A23 77 Read/Write DMA Channel 1 Target Address, A16—A23 78 Read/Write DMA Channel 0 Target Address, A16—A23 78 Read/Write Internal Diagnostic Port 1 78 Read/Write DMA Channel 6 Target Address, A16—A23 78 Read/Write DMA Channel 7 Target Address, A16—A23 78 Read/Write DMA Channel 7 Target Address, A16—A23 78 Read/Write DMA Channel 5 Target Address, A16—A23	73 OA (3000)	Treater Trinto Trait Otato Trogictor T
76 77 Reserved 78 79 Reserved 79 Reserved 79 Reserved 79 Reserved 79 Reserved 70 Reserved 70 Reserved 70 Reserved 71 Reserved 75 Read/Write Relocation Register 80 Read/Write Internal Diagnostic Port 0 Read/Write DMA Channel 2 Target Address, A16—A23 82 Read/Write DMA Channel 3 Target Address, A16—A23 83 Read/Write DMA Channel 1 Target Address, A16—A23 84 Read/Write DMA Channel 0 Target Address, A16—A23 85 Read/Write Internal Diagnostic Port 1 Read/Write DMA Channel 6 Target Address, A16—A23 86 Read/Write DMA Channel 7 Target Address, A16—A23 87 Read/Write DMA Channel 5 Target Address, A16—A23 88 Read/Write DMA Channel 5 Target Address, A16—A23 88 Read/Write DMA Channel 5 Target Address, A16—A23	74 318-09 31000 9	
77 Reserved 78 Reserved 79 Reserved 79 Reserved 79 Reserved 79 Read/Write Relocation Register 80 Read/Write Internal Diagnostic Port 0 Read/Write DMA Channel 2 Target Address, A16–A23 Read/Write DMA Channel 3 Target Address, A16–A23 Read/Write DMA Channel 1 Target Address, A16–A23 Read/Write DMA Channel 0 Target Address, A16–A23 Read/Write DMA Channel 0 Target Address, A16–A23 Read/Write Internal Diagnostic Port 1 Read/Write DMA Channel 6 Target Address, A16–A23 Read/Write DMA Channel 7 Target Address, A16–A23 Read/Write DMA Channel 5 Target Address, A16–A23	75	
7D Reserved 7E Read/Write Relocation Register 80 Read/Write Internal Diagnostic Port 0 81 Read/Write DMA Channel 2 Target Address, A16–A23 82 Read/Write DMA Channel 3 Target Address, A16–A23 83 Read/Write DMA Channel 1 Target Address, A16–A23 86 Read/Write DMA Channel 0 Target Address, A16–A23 87 Read/Write DMA Channel 0 Target Address, A16–A23 88 Read/Write Internal Diagnostic Port 1 89 Read/Write DMA Channel 6 Target Address, A16–A23 8A Read/Write DMA Channel 7 Target Address, A16–A23 8B Read/Write DMA Channel 5 Target Address, A16–A23 8B Read/Write DMA Channel 5 Target Address, A16–A23	76 and 08 muod a	[2] [1] [1] [1] [1] [2] [2] [2] [2] [3] [4] [4] [4] [4] [4] [4] [4] [4] [4] [4
7E Reserved 7F Read/Write Relocation Register 80 Read/Write Internal Diagnostic Port 0 81 Read/Write DMA Channel 2 Target Address, A16–A23 82 Read/Write DMA Channel 3 Target Address, A16–A23 83 Read/Write DMA Channel 1 Target Address, A16–A23 87 Read/Write DMA Channel 0 Target Address, A16–A23 88 Read/Write Internal Diagnostic Port 1 89 Read/Write DMA Channel 6 Target Address, A16–A23 8A Read/Write DMA Channel 7 Target Address, A16–A23 8B Read/Write DMA Channel 5 Target Address, A16–A23 8B Read/Write DMA Channel 5 Target Address, A16–A23	77 - CA (288105A 1)	Reserved
7F Read/Write Relocation Register 80 Read/Write Internal Diagnostic Port 0 81 Read/Write DMA Channel 2 Target Address, A16–A23 82 Read/Write DMA Channel 3 Target Address, A16–A23 83 Read/Write DMA Channel 1 Target Address, A16–A23 87 Read/Write DMA Channel 0 Target Address, A16–A23 88 Read/Write Internal Diagnostic Port 1 89 Read/Write DMA Channel 6 Target Address, A16–A23 8A Read/Write DMA Channel 7 Target Address, A16–A23 8B Read/Write DMA Channel 5 Target Address, A16–A23 8B Read/Write DMA Channel 5 Target Address, A16–A23	7D 318-08 must e	Reserved
Read/Write Internal Diagnostic Port 0 Read/Write DMA Channel 2 Target Address, A16–A23 Read/Write DMA Channel 3 Target Address, A16–A23 Read/Write DMA Channel 1 Target Address, A16–A23 Read/Write DMA Channel 0 Target Address, A16–A23 Read/Write DMA Channel 0 Target Address, A16–A23 Read/Write Internal Diagnostic Port 1 Read/Write DMA Channel 6 Target Address, A16–A23 Read/Write DMA Channel 7 Target Address, A16–A23 Read/Write DMA Channel 5 Target Address, A16–A23 Read/Write DMA Channel 5 Target Address, A16–A23	7E - 6A aserba A 1	
81 Read/Write DMA Channel 2 Target Address, A16–A23 82 Read/Write DMA Channel 3 Target Address, A16–A23 83 Read/Write DMA Channel 1 Target Address, A16–A23 87 Read/Write DMA Channel 0 Target Address, A16–A23 88 Read/Write Internal Diagnostic Port 1 89 Read/Write DMA Channel 6 Target Address, A16–A23 8A Read/Write DMA Channel 7 Target Address, A16–A23 8B Read/Write DMA Channel 5 Target Address, A16–A23	7F 318-09 muoC s	Read/Write Relocation Register
82 Read/Write DMA Channel 3 Target Address, A16–A23 83 Read/Write DMA Channel 1 Target Address, A16–A23 84 Read/Write DMA Channel 0 Target Address, A16–A23 85 Read/Write Internal Diagnostic Port 1 86 Read/Write DMA Channel 6 Target Address, A16–A23 86 Read/Write DMA Channel 7 Target Address, A16–A23 87 Read/Write DMA Channel 7 Target Address, A16–A23 88 Read/Write DMA Channel 5 Target Address, A16–A23	80 los Al bosmmo	Read/Write Internal Diagnostic Port 0
83 Read/Write DMA Channel 1 Target Address, A16–A23 87 Read/Write DMA Channel 0 Target Address, A16–A23 88 Read/Write Internal Diagnostic Port 1 89 Read/Write DMA Channel 6 Target Address, A16–A23 8A Read/Write DMA Channel 7 Target Address, A16–A23 8B Read/Write DMA Channel 5 Target Address, A16–A23	teleig 81 teopper example	Read/Write DMA Channel 2 Target Address, A16-A2
87 Read/Write DMA Channel 0 Target Address, A16-A23 88 Read/Write Internal Diagnostic Port 1 89 Read/Write DMA Channel 6 Target Address, A16-A23 8A Read/Write DMA Channel 7 Target Address, A16-A23 8B Read/Write DMA Channel 5 Target Address, A16-A23	82	
88 Read/Write Internal Diagnostic Port 1 89 Read/Write DMA Channel 6 Target Address, A16–A23 8A Read/Write DMA Channel 7 Target Address, A16–A23 8B Read/Write DMA Channel 5 Target Address, A16–A23	83	Read/Write DMA Channel 1 Target Address, A16-A2
88 Read/Write Internal Diagnostic Port 1 89 Read/Write DMA Channel 6 Target Address, A16–A23 8A Read/Write DMA Channel 7 Target Address, A16–A23 8B Read/Write DMA Channel 5 Target Address, A16–A23	87	Read/Write DMA Channel 0 Target Address, A16-A2
89 Read/Write DMA Channel 6 Target Address, A16–A23 8A Read/Write DMA Channel 7 Target Address, A16–A23 8B Read/Write DMA Channel 5 Target Address, A16–A23	88	프로그램 그 경기 시간에 가장하다 그 때문에 가장 하는 것이 되었다.
8A Read/Write DMA Channel 7 Target Address, A16-A23 8B Read/Write DMA Channel 5 Target Address, A16-A23	89 Telepa A	
8B Read/Write DMA Channel 5 Target Address, A16-A23		



Port Address (HEX)	Description CCSH)
90	Read/Write DMA Channel 0 Requester Address, A0-A15
91	Read/Write DMA Channel 0 Requester Address, A16-A23
92	Read/Write DMA Channel 1 Requester Address, A0-A15
93	Read/Write DMA Channel 1 Requester Address, A16-A23
94	Read/Write DMA Channel 2 Requester Address, A0-A15
	Read/Write DMA Channel 2 Requester Address, A16–A23
96	Read/Write DMA Channel 3 Requester Address, A0-A15
97	Read/Write DMA Channel 3 Requester Address, A16–A23
98 14/00	Read/Write DMA Channel 4 Requester Address, A0-A15
00	Read/Write DMA Channel 4 Requester Address, A16–A23
9A	Read/Write DMA Channel 5 Requester Address, A0–A15
9B	Read/Write DMA Channel 5 Requester Address, A16–A23
9C	Read/Write DMA Channel 6 Requester Address, A10–A25
9D	Read/Write DMA Channel 6 Requester Address, A16–A23
9E	Read/Write DMA Channel 7 Requester Address, A0-A15
9F	Read/Write DMA Channel 7 Requester Address, A0–A15
AO	Write Bank C ICW1, OCW2 or OCW3
AU	Read Bank C Poll, Interrupt Request or In-Service
	Status Register
A1	Write Bank C ICW2, ICW3, ICW4 or OCW1
^'	Read Bank C Interrupt Mask Register
A2	Read Bank C ICW2
A8	
A9	Read/Write IRQ17 Vector Register
AA	Read/Write IRQ18 Vector Register
AB	Read/Write IRQ19 Vector Register
AC	Read/Write IRQ20 Vector Register
AD	Read/Write IRQ21 Vector Register
AE HOOCKE	Read/Write IRQ22 Vector Register
AF	Read/Write IRQ23 Vector Register
CO	Read/Write DMA Channel 4 Target Address, A0–A15
C1	Read/Write DMA Channel 4 Byte Count, B0-B15
C2	Designation Date of the Land and Add
C3	Read/Write DMA Channel 5 Byte Count, B0-B15
C4	Read/Write DMA Channel 6 Target Address, A0-A15
C5	Read/Write DMA Channel 6 Byte Count, B0-B15
C6	Read/Write DMA Channel 7 Target Address, A0-A15
C7	Read/Write DMA Channel 7 Byte Count, B0-B15
C8	Read DMA Channel 4–7 Status/Command I Register
C9 A	Read/Write DMA Channel 4–7 Software Request Register
CA	Write DMA Channel 4–7 Set-Reset Mask Register
CB	Write DMA Channel 4–7 Mode Register I
CC	
CD	Reserved
CE	
CF	Read/Write DMA Channel 4–7 Mask Register
D0	# 14 HOLD TO THE PROPERTY OF
D1 A sembol	
D2	Intel Reserved
D3	Read/Write DMA Channel 5 Byte Count, B16–B23



Port Address (HEX)	Description	
D4	Intel Reserved	
D5	Read/Write DMA Channel 6 Byte Count, B16-B23	
D6	Intel Reserved	
D7	Read/Write DMA Channel 7 Byte Count, B16-B23	
D8	Write DMA Channel 4-7 Bus Size Register	
D9	Read/Write DMA Channel 4-7 Chaining Register	
DA	Write DMA Channel 4-7 Command Register II	
DB	Write DMA Channel 4-7 Mode Register II	



# APPENDIX B PORTS LISTED BY FUNCTION

Port Address (HEX)	THE PART AND BRIDGE BRI
DMA CONTROLLER	TO THE DIMA Charmer 4 Mode
0D	Write DMA Master-Clear
OC	Write DMA Clear Byte-Pointer FF
08	Read/Write DMA Channel 0-3 Status/Command I Register
C8	Read/Write DMA Channel 4-7 Status/Command I Register
1A	Write DMA Channel 0-3 Command Register II
DA	Write DMA Channel 4-7 Command Register II
OB	Write DMA Channel 0-3 Mode Register I
CB	Write DMA Channel 4-7 Mode Register I
1B	Write DMA Channel 0-3 Mode Register II
DB	Write DMA Channel 4-7 Mode Register II
09	Read/Write DMA Channel 0-3 Software Request Register
C9	Read/Write DMA Channel 4-7 Software Request Register
1E	Reset Software Request Interrupt
0E	Write DMA Channel 0-3 Clear Mask Register
CE	Write DMA Channel 4-7 Clear Mask Register
0F	Read/Write DMA Channel 0-3 Mask Register
CF	Read/Write DMA Channel 4-7 Mask Register
OA	Write DMA Channel 0-3 Set-Reset Mask Register
CA	Write DMA Channel 4-7 Set-Reset Mask Register
18	Write DMA Channel 0-3 Bus Size Register
D8	Write DMA Channel 4–7 Bus Size Register
19	Read/Write DMA Channel 0-3 Chaining Register
D9	Read/Write DMA Channel 4-7 Chaining Register
00	Read/Write DMA Channel 0 Target Address, A0-A15
87	Read/Write DMA Channel 0 Target Address, A16-A23
01	Read/Write DMA Channel 0 Byte Count, B0-B15
11	Read/Write DMA Channel 0 Byte Count, B16-B23
90	Read/Write DMA Channel 0 Requester Address, A0-A15
91	Read/Write DMA Channel 0 Requester Address, A16-A23



Port Address (HEX)	Mighoeed Description (X3H)
DMA CONTROLLER (C	continued) ARLEGATING TRURASTINI
02 8400	Read/Write DMA Channel 1 Target Address, A0-A15
83	Read/Write DMA Channel 1 Target Address, A16-A23
03	Read/Write DMA Channel 1 Byte Count, B0-B15
13 1WCO to AW	
	Read/Write DMA Channel 1 Requester Address, A0-A15
93	Read/Write DMA Channel 1 Requester Address, A16-A23
	Pood /Write DMA Channel 2 Target Address A0 A15
	Read/Write DMA Channel 2 Target Address, A0-A15
81	Read/Write DMA Channel 2 Target Address, A16–A23
05	Read/Write DMA Channel 2 Byte Count, B0-B15
	Read/Write DMA Channel 2 Byte Count, B16-B23
	Read/Write DMA Channel 2 Requester Address, A0-A15
95 hereig	Read/Write DMA Channel 2 Requester Address, A16–A23
06	Read/Write DMA Channel 3 Target Address, A0-A15
	Read/Write DMA Channel 3 Target Address, A16-A23
07 2 11 10 12 10 10	그가 많아 보는 사람이 그리고 있다면 가는 것이 되었다. 그 사람들이 되었다면 하는 것이 되었다.
17	Read/Write DMA Channel 3 Byte Count, B16-B23
96 (WOO to AW)	[] [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [
	Read/Write DMA Channel 3 Requester Address, A16-A23
C0 version	Read/Write DMA Channel 4 Target Address, A0-A15
	Read/Write DMA Channel 4 Target Address, A16-A23
	Read/Write DMA Channel 4 Byte Count, B0-B15
	Read/Write DMA Channel 4 Byte Count, B16-B23
	Read/Write DMA Channel 4 Requester Address, A0-A15
99	Read/Write DMA Channel 4 Requester Address, A16-A23
C2 valleige	Read/Write DMA Channel 5 Target Address, A0-A15
8B	Read/Write DMA Channel 5 Target Address, A16-A23
C3 8W004	Read/Write DMA Channel 5 Byte Count, B0-B15
	Read/Write DMA Channel 5 Byte Count, B16-B23
9A	Read/Write DMA Channel 5 Requester Address, A0-A15
9B 1W00 to AW1	Read/Write DMA Channel 5 Requester Address, A16-A23
C4	Read/Write DMA Channel 6 Target Address, A0-A15
	Read/Write DMA Channel 6 Target Address, A16-A23
C5	Read/Write DMA Channel 6 Byte Count, B0-B15
D5	Read/Write DMA Channel 6 Byte Count, B16-B23
	Read/Write DMA Channel 6 Requester Address, A0-A15
9D	Read/Write DMA Channel 6 Requester Address, A16-A23
C6	Read/Write DMA Channel 7 Target Address, A0-A15
	Read/Write DMA Channel 7 Target Address, A16-A23
C7	Read/Write DMA Channel 7 Byte Count, B0-B15
D7	Read/Write DMA Channel 7 Byte Count, B16-B23
9E	Read/Write DMA Channel 7 Requester Address, A0-A15
9F	Read/Write DMA Channel 7 Requester Address, A16-A23



Port Address (HEX)	Description	
INTERRUPT CONTROLLER	wfactles (Commund)	OO AMO
21 20 'A secubb A form T r long	Write Bank B ICW1, OCW2 or OCW3	20
	Read Bank B Poll, Interrupt Request or In-S	Service
inel 1 B to Count, 80-815		
	Write Bank B ICW2, ICW3, ICW4 or OCW1	
and I Requester Address A0-A15	Read Bank B Interrupt Mask Register	
A di 22 esembla reteeup El 1 fenn		
28	Read/Write IRQ8 Vector Register	
	Read/Write IRQ9 Vector Register	
ES 2A A seembb A feet TS fenn		
	Read/Write IRQ11 Vector Register	
209-818 tour of at 9 Clare	Read/Write IRQ12 Vector Register	
2D and the state of the state o	Read/Write IRQ13 Vector Register	8.gt
CSA812E a herbbA neteeuro FF S tenn		
2F	Read/Write IRQ15 Vector Register	
and 3 Targel Address, AG-A15		
	Write Bank C ICW1, OCW2 or OCW3	
ALS OR MUST SEE TO SEE	Read Bank C Poll, Interrupt Request or In-S	
riel 3 8 te Count, 816-828	Read Bank C Poli, interrupt Request or in-	service
2 th CA4 accepts a selection O d land	Status Register	
DO F OF A PARTIE AND A PARTIE OF A PARTIE	Write Bank C ICW2, ICW3, ICW4 or OCW1	
	Read Bank C Interrupt Mask Register	
A2	Read Bank C ICW2	
A8	Read/Write IRQ16 Vector Register	
AA SEE ASSESSMENT OF STATE OF	Read/Write IRQ17 Vector Register	
AA SHOOLE SHOOLE SHOW	Read/Write IRQ18 Vector Register	
ABG-01G ABOO 61 G FIRM	Read/Write IRQ19 Vector Register	
AC STOLEN BUSINESS OF STREET	Read/Write IRQ20 Vector Register	
	Read/Write IRQ21 Vector Register	
AE	Read/Write IRQ22 Vector Register	
anel 5 Target Address, A16-A23	Read/Write IRQ23 Vector Register	
30 - 6 - 03 , 11000 81 9 0 8811	Write Bank A ICW1, OCW2 or OCW3	
Cas-ord July And Case	Read Bank A Poll, Interrupt Request or In-S	service
ine S R squester Address, A0-A15	Status Register	
CAM-0131 889100A 10188Upaci C 19110	Write Bank A ICW2, ICW3, ICW4 or OCW1	
	Read Bank A Interrupt Mask Register	
ar 320A ,eastabh I san Tallann		
38 / A 238 DDA 1901 / 0 lenn	Read/Write IRQ0 Vector Register	
39 18 - 08 3 no co e 18 9 lean	Read/Write IRQ1 Vector Register	
3A d-et a thuck) et d à lenn	Read/Write IRQ1.5 Vector Register	
CTA-(3BaserobA retsaupe Pl 8 lens	Read/Write IRQ3 Vector Register	
	Read/Write IRQ4 Vector Register	
3D	Reserved	
nnel 7 Target Address, ADBE15		
EXA3FIA , easibbA jegu FT Y lenn	Read/Write IRQ7 Vector Register	



Port Address (HEX)	Description
PROGRAMMABLE INT	TERVAL TIMER
40 41 42 43 44 47	Read/Write Counter 0 Register Read/Write Counter 1 Register Read/Write Counter 2 Register Write Countrol Word Register I—Counter 0, 1, 2 Read/Write Counter 3 Register Write Word Register II—Counter 3
CPU RESET	une remaining byte count is greater than 1.
64	Write CPU Reset Register (Data—1111XXX0H)
WAIT STATE GENERA	
72 73 74 75	Read/Write Wait State Register 0 Read/Write Wait State Register 1 Read/Write Wait State Register 2 Read/Write Refresh Wait State Register
DRAM REFRESH CON	TROLLER we as to bestsool AWC sees tark solvers tid 8 as a small if it
in been ed line search but salve revo	Read/Write Refresh Control Register
INTERNAL CONTROL	AND DIAGNOSTIC PORTS
61 80 88	Write Internal Control Port Read/Write Internal Diagnostic Port 0 Read/Write Internal Diagnostic Port 1
RELOCATION REGIST	TER
emit em to anotte7F II Inetipeadue	Read/Write Relocation Register
INTEL RESERVED PO	and, This document also provides recommended worksarounds.
10 12 14 16 2A 3D 3E 45 46 76 77 7D 7E CC CD D0 D2 D4	Reserved

## APPENDIX C SYSTEM NOTES

#### 1. BHE# IN MASTER MODE.

In Master Mode, BHE# will be activated during DMA to/from 8-bit devices residing at even locations when the remaining byte count is greater than 1.

For example, if an 8-bit device is located at 00000000 Hex and the number of bytes to be transferred is > 1, the first address/BHE # combination will be 00000000/0. In some systems this will cause the bus controller to perform two 8-bit accesses, the first to 0000000 Hex and the second to 00000001 Hex. However, the 82370's DMA will only read/write one byte. This may or may not cause a problem in the system depending on what is located at 00000001 Hex.

#### Solution:

There are two solutions if BH# active is unacceptable. Of the two, number 2 is the cleanest and most recommended.

- If there is an 8-bit device that uses DMA located at an even address, do not use that address + 1. The limitation of this solution is that the user must have complete control over what addresses will be used in the end system.
- 2. Do not allow the Bus Controller to split cycles for the DMA.

## 82370 TIMER UNIT NOTES

The 82370 DMA Controller with Integrated System Peripherals is functionally inconsistent with the data sheet. This document explains the behavior of the 82370 Timer Unit and outlines subsequent limitations of the timer unit. This document also provides recommended workarounds.

#### 1.0 WRITE CYCLES TO THE 82370 TIMER UNIT:

This errata applies only to SLAVE WRITE cycles to the 82370 timer unit. During these cycles, the data being written into the 82370 timer unit may be corrupted if asynchronous CLKIN is not inhibited during a certain "window" of the write cycle.



## 1.1 Description

Please refer to Figure C-2.

During write cycles to the 82370 timer unit, the 82370 translates the 80376 interface signals such as #ADS, #W/R, #M/IO, and #D/C into several internal signals that control the operation of the internal sub-blocks (e.g. Timer Unit).

The 82370 timer uint is controlled by such internal signals. These internal signals are generated and sampled with respect to two separate clock signals: CLK2 (the system clock) and CLKIN (the 82370 timer unit clock).

Since the CLKIN and CLK2 clock signals are used internally to generate control signals for the interface to the timer unit, some timing parameters must be met in order for the interface logic to function properly.

Those timing parameters are met by inhibiting the CLKIN signal for a specific window during Write Cycles to the 82370 Timer Unit.

The CLKIN signal must be inhibited using external logic, as the GATE function of the 82370 timer unit is not guaranteed to totally inhibit CLKIN.

## 1.2 Consequences

This CLKIN inhibits circuitry guarantees proper write cycles to the 82370 timer unit.

Without this solution, write cycles to the 82370 timer unit could place corrupted data into the timer unit registers. This, in turn, could yield inaccurate results and improper timer operation.

The proposed solution would involve a hardware modification for existing systems.

#### 1.3 Solution

A timing waveform (Figure C-3) shows the specific window during which CLKIN must be inhibited. Please note that CLKIN must only be inhibited during the window shown in Figure C-3. This window is defined by two AC timing parameters:

 $t_a = 9 \text{ ns}$ 

th = 28 ns

The proposed solution provides a certain amount of system "guardband" to make sure that this window is avoided.

PAL equations for a suggested workaround are also included. Please refer to the comments in the PAL codes for stated assumptions of this particular workaround. A state diagram (Figure C-4) is provided to help clarify how this PAL is designed.

Figure C-5 shows how this PAL would fit into a system workaround. In order to show the effect of this workaround on the CLKIN signal, Figure C-6 shows how CLKIN is inhibited. Note that you must still meet the CLKIN AC timing parameters (e.g. t<sub>47</sub> (min), t<sub>48</sub> (min)) in order for the timer unit to function properly.

Please note that this workaround has not been tested. It is provided as a suggested solution. Actual solutions will vary from system to system.



### 1.4 Long Term Plans

Intel has no plans to fix this behavior in the 82370 timer unit.

"This PAL inhibits the CLKIN signal (that comes from an oscillator)
"during Slave Writes to the 82370 Timer unit."

"ASSUMPTION: This PAL assumes that an external system address decoder provides a signal to indicate that an 82370 Timer Unit access is taking place. This input signal is called TMR in this PAL. This PAL also assumes that this TMR signal occurs during a specific T-State. Please see Figure 2 of this document to see when this signal is expected to be active by this PAL.

"NOTE: This PAL does not support pipelined 82370 SLAVE cycles.

"(c) Intel Corporation 1989. This PAL is provided as a proposed "method of solving a certain 82370 Timer Unit problem. This PAL "has not been tested or validated. Please validate this solution "for your system and application.

```
pin
                   1; "System Clock
RESET
          pin
                   2; "Microprocessor RESET signal
          pin
                  3; "Input from Address Decoder, indicating
                      "an access to the timer unit of the
                     "82370.
!RDY
                   4; "End of Cycle indicator
           pin
!ADS
          pin
                   5; "Address and control strobe
CLK pin 6; "PHI2 clock
W_R pin 7; "Write/Read Signal"
CLK
ncl
          pin
                   8; "No Connect O"
          pin
nc3
                   9; "No Connect 1"
GNDa
         pin 10; "Tied to ground, documentation only
      pin 11; "Output enable, documentation only
CLKIN_IN
       pin 12; "Input-CLKIN directly from oscillator
"Output Pins"
                   18; "Internal signal only, fed back to
Q_0
                      "PAL logic"
CLKIN_OUT
           pin
                  17; "CLKIN signal fed to 82370 Timer Unit
INHIBIT
                  16; "CLKIN Inhibit signal
           pin
SO
           pin
                  15: "Unused State Indicator Pin
                  14; "Unused State Indicator Pin
SI
           pin
```

<sup>&</sup>quot;Input Pins" as four MOLIO define perhap website officege and sworts (S.O enugFi) more vew griting A

<sup>&</sup>quot;Declarations"



Valid\_ADS = ADS & CLK ; "#ADS sampled in PHIl of 80376 T-State Valid\_RDY = RDY & CLK ; "#RDY sampled in PHIl of 80376 T-State ; "#RDY sampled in PHIL of 80376 T-State ; "Timer\_Acc = TMR & CLK ; "Timer Unit Access, as provided by "external Address Decoder"

State\_Diagram [INHIBIT, S1, S0]

state 000: if RESET then 000

else if Valid\_ADS & W\_R then 001

else 000;

state 001: if RESET then 000

else if Timer\_Acc then 010 else if !Timer\_Acc then 000

else 001:

state 010: if RESET then 000

else if CLK then 110

else 010;

state 110: if RESET then 000

else if CLK then 111

else 110;

state 111: if RESET then 000

else if CLK then Oll

else 111:

state Oll: if RESET then 000

else if Valid\_RDY then 000

else Oll;

state 100: if RESET then 000

else 000;

state 101: if RESET then 000

else 000;

EQUATIONS

Q\_O := CLKIN\_IN; "Latched incoming clock. This signal is used "internally to feed into the MUX-ing logic"

CLKIN\_OUT := (INHIBIT & CLKIN\_OUT & !RESET)
+(!INHIBIT & Q\_O & !RESET);

"Equation for CLKIN\_OUT. This

"feeds directly to the 82370 Timer Unit."

END


INHIBIT signal PAL Solution
Equations for Module Timer\_82370\_Fix Device Timer\_Unit\_Fix -Reduced Equations: !INHIBIT := (!CLK & !INHIBIT # CLK & SO # RESET # !S1); !S1 := (RESET # INHIBIT & !S1 # CLK & !INHIBIT & !~ RDY & SO & S1 # !CLK & !S1 # !S1 & !TMR # !S0 & !S1); !SO := (RESET # INHIBIT & !S1 # CLK & !INHIBIT & !~ RDY & S1 #!INHIBIT & !S0 & S1 # !CLK & !SO # !INHIBIT & !S0 & S1 # S0 & !S1 # !S1 & !W\_R

 $!Q_0 := (!CLKIN_IN);$ 

# ~ ADS & !S1);

!CLKIN\_OUT := (RESET # !CLKIN\_OUT & INHIBIT # !INHIBIT & !Q\_0);





end of module Timer\_82370\_Fix




Figure C-2. Translation of 80376 Signals to Internal 82370 Timer Unit Signals

E






Figure C-3. 82370 Timer Unit Write Cycle




Figure C-4. State Diagram for Inhibit Signal






Figure C-5. System with 82370 Timer Unit "INHIBIT" Circuitry







Figure C-6. Inhibited CLKIN in an 82370 Timer Unit and CLKIN Minimum LOW Time











# 80C286 CHMOS MICROPROCESSOR WITH MEMORY MANAGEMENT AND PROTECTION

- High Speed CHMOS III Technology
- Pin for Pin, Clock for Clock, and Functionally Compatible with the HMOS 80286

(See 80286 Data Sheet, Order #210253)

Stop Clock Capability
 Uses Less Power (see I<sub>CCS</sub> Specification)

- 12.5 MHz Clock Rate
- Available in a Variety of Packages:
   68 Pin PLCC (Plastic Leaded Chip Carrier)
  - 68 Pin PGA (Pin Grid Array)

(See Packaging Spec., Order #231369)

#### INTRODUCTION

The 80C286 is an advanced 16 bit CHMOS III microprocessor designed for multi-user and multi-tasking applications that require low power and high performance. The 80C286 is fully compatible with its predecessor the HMOS 80286 and object-code compatible with the 8086 and 80386 family of products. In addition, the 80C286 has a power down mode which uses less power, making it ideal for mobile applications. The 80C286 has built-in memory protection that maintains a four level protection mechanism for task isolation, a hardware task switching facility and memory management capabilities that map 2<sup>30</sup> bytes (one gigabyte) of virtual address space per task (per user) into 2<sup>24</sup> bytes (16 megabytes) of physical memory.

The 80C286 is upward compatible with 8086 and 8088 software. Using 8086 real address mode, the 80C286 is object code compatible with existing 8086, 8088 software. In protected virtual address mode, the 80C286 is source code compatible with 8086, 8088 software which may require upgrading to use virtual addresses supported by the 80C286's integrated memory management and protection mechanism. Both modes operate at full 80C286 performance and execute a superset of the 8086 and 8088 instructions.

The 80C286 provides special operations to support the efficient implementation and execution of operating systems. For example, one instruction can end execution of one task, save its state, switch to a new task, load its state, and start execution of the new task. The 80C286 also supports virtual memory systems by providing a segment-not-present exception and restartable instructions.




Figure 1. 80C286 Internal Block Diagram

231923-1






Figure 2. 80C286 Pin Configuration

**Table 1. Pin Description** 

The following pin function descriptions are for the 80C286 microprocessor:

Symbol	Туре	Name and Function		
CLK	1 (00) 100) 000	SYSTEM CLOCK provides the fundamental timing for 80C286 systems. It is divided by two inside the 80C286 to generate the processor clock. The internal divide-by-two circuitry can be synchronized to an external clock generator by a LOW to HIGH transition on the RESET input.		
D <sub>15</sub> -D <sub>0</sub>	1/0	DATA BUS inputs data during memory, I/O, and interrupt acknowledge read cycles; outputs data during memory and I/O write cycles. The data bus is active HIGH and floats to 3-state OFF* during bus hold acknowledge.		
A <sub>23</sub> -A <sub>0</sub>	0	ADDRESS BUS outputs physical memory and I/O port addresses. A0 is LOW when data is to be transferred on pins D <sub>7-0</sub> . A <sub>23</sub> -A <sub>16</sub> are LOW during I/O transfers. The address bus is active HIGH and floats to 3-state OFF* during bus hold acknowledge.		
BHE	0	BUS HIGH ENABLE indicates transfer or data on the upper byte of the data bus. D <sub>15-8</sub> . Eight-bit oriented devices assigned to the upper byte of the data bus would normally use BHE to condition chip select functions. BHE is active LOW and floats to 3-state OFF* during bus hold acknowledge.		

<sup>\*</sup>See bus hold circuitry section.



Table I. Pin Description (Continued)

Symbol	Type	Name and Function					
BHE OF THE	its the 60028	BHE and A0 Encodings			dings	MAIN.	
(Continued)		BHE Value	A0 Value	naily stappe	Yetris .	Function	
toethe ton		0	0	Word tran	refer	1	
the system		0	1	A STATE OF STREET		alf of data bus (D1	Do)
		1	0			ver half of data bus	
dour system		A prisupplyer in the policy	1	Will neve		ver riair or data bus	(07-00)
\$1, \$0	Oppo Oppo the application to application	BUS CYCLE STATUS indicates initiation of a bus cycle and, along with M/IO and COD/INTA, defines the type of bus cycle. The bus is in a T <sub>s</sub> state whenever one or both are LOV ST and SO are active LOW and float to 3-state OFF* during bus hold acknowledge.					
elangie tud		80C286 Bus Cycle Status Definition					
benetan		COD/INTA	M/IO	<u>\$1</u>	SO	1	ele Initiated
PEACKie		0 (LOW)	0	0	0	Interrupt acknow	
		0	0	0	1000 1	Will not occur	
		0	0	1	0	Will not occur	
De la Contra		0	0	1906930	1	None; not a stat	ue ovolo
A PROPERTY		0 308 and of nois	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0	0		
Bions until		THE RESTRICTED AND ADDRESS OF THE PARTY OF T		NET PERMITTED TRAFFICATION	The second		halt; else shutdowr
oll w		0	DIA STANSON	0	1	Memory data re	
ses the		0	Control of the	1	0	Memory data wr	ite
no TIAW of		0	1	1	1	None; not a stat	us cycle
THE CHIEF TO		1 (HIGH)	0	0	0	Will not occur	
		Christian are smouth	0	0	1	I/O read	
GIV.		BOK, I hase libbite ha	0	STOR OF TO	0	I/O write	
		1	0	2101	1	None; not a stat	ue ovolo
ture HIGH.		SOR wift by alried laws	1	0	Section 1		us cycle
an naili-na-d		and the state of the same of the same		-	0	Will not occur	
A SECTION OF THE SECT		a of we omet you to be	SHENITH FOR Y	0	1	Memory instruct	ion read
gnnuu a		is for hear stem to	SVEDE PROPER	10011	0	Will not occur	
avoled ou	toria efate entr	1 205 208 071 10	and hit to sa	7879 18 TS	MR 1	None; not a stat	us cycle
COD/INTA	0	acknowledge cyc acknowledge.	ele is in progres	ss. M/IO floa	ats to 3-sta	ate OFF* during but instruction fetch cy	s hold
, FEBET.	o notilenad W	data read cycles.	Also distinguis	shes interru	pt acknow	ledge cycles from I edge. Its timing is th	/O cycles. COD/
LOCK THE STATE OF	g aby Ori REI ore the first bi orities system transition of	bus for the currer by the "LOCK" in	nt and the follo estruction prefi es, interrupt ac	wing bus cy x or automa knowledge,	cle. The L tically by 8 or descrip	are not to gain cont OCK signal may be 80C286 hardware d tor table access. Id Ige.	activated explicitly uring memory
READY	o se profitori stam clock per stam clock per stament endered on	by READY LOW. times relative to t	READY is an a	active LOW	synchrono	extended without lir ous input requiring s operation. READY is	setup and hold
HOLD HLDA	COSE 12V cau patietity with can be left fin	local bus. The HC bus. When control activate HLDA, the granted to the re- deactivating HLD	OLD input allow of is granted, the nus entering the questing maste A and regaining	vs another lone 80C286 volume bus hold a per until HOLI ag control of	ocal bus m vill float its acknowled D become the local l	E control ownership naster to request co bus drivers to 3-sta ge condition. The los s inactive which res bus. This terminates to the system cloc	ntrol of the local ate OFF* and then ocal bus will remain sults in the 80C286 as the bus hold
INTR		and service a per interrupt enable t request, it perforr that identifies the active until the fir beginning of each before the curren	nding external bit in the flag was two interrupt source of the st interrupt ach processor cy t instruction en	request. Inte ord is cleare of acknowled interrupt. To knowledge o cle and mus nds in order	errupt requed. When to dge bus cy assure provide is constituted in active to interrup	pend its current pro- uests are masked whe 80C286 respon- cles to read an 8-b- rogram interruption mpleted. INTR is sa a HIGH at least two but before the next in us to the system clo	henever the ds to an interrupt it interrupt vector , INTR must remain mpled at the processor cycles struction. INTR is

<sup>\*</sup>See bus hold circuitry section.



Table 1. Pin Description (Continued)

Symbol	Туре	the density	Name and Function	
IMN (aC - g)	I egnibe nottomrii Si eus data bus tiari v ri ata lo Vad nove	NON-MASKABLE INTERRUPT REQUEST interrupts the 80C286 with an internally supplied vector value of 2. No interrupt acknowledge cycles are performed. The interrupt enable bit in the 80C286 flag word does not affect this input. The NMI input is active HIGH, may be asynchronous to the system clock, and is edge triggered after internal synchronization. For proper recognition, the input must have been previously LOW for at least four system clock cycles and remain HIGH for at least four system clock cycles.		
PEACK	Sua Descriptions of the control of t	extend the memory management and protection capabilities of the 80C286 extend the memory management and protection capabilities of the 80C286 to processor extensions. The PEREQ input requests the 80C286 to perform a data operand transfer for a processor extension. The PEACK output signals the processor extension when the requested operand is being transferred. PEREQ is active HIGH and floats to 3-state OFF* during bus hold acknowledge. PEACK may be asynchronous to the system clock. PEACK is active LOW.		
BUSY ERROR	None not a still provide a sti	PROCESSOR EXTENSION BUSY AND ERROR indicate the operating condition of a processor extension to the 80C286. An active BUSY input stops 80C286 program execution on WAIT and some ESC instructions until BUSY becomes inactive (HIGH). The 80C286 may be interrupted while waiting for BUSY to become inactive. An active ERROR input causes the 80C286 to perform a processor extension interrupt when executing WAIT or some ESC instructions. These inputs are active LOW and may be asynchronous to the system clock. These inputs have internal pull-up resistors.		
RESET Dispersion of the second	Memory battle Memory battle Wall not potous Mone; not a	SYSTEM RESET clears the internal logic of the 80C286 and is active HIGH. The 80C286 may be reinitialized at any time with a LOW to HIGH transition or RESET which remains active for more than 16 system clock cycles. During RESET active, the output pins of the 80C286 enter the state shown below:		
	izabbe CN mpy kat	008 your and 100 800	C286 Pin State During Reset	
	es. H.DW. ami/O	Pin Value	Pin Names	
		1 (HIGH) 0 (LOW) 3-state OFF*	SO, ST, PEACK, A23-A0, BHE, LOCK M/IO, COD/INTA, HLDA (Note 1) D <sub>15</sub> -D <sub>0</sub>	
	relegie system for inches for inches	The HIGH to LOW transitic clock. Approximately 38 C required by the 80C286 fc fetch code from the power A LOW to HIGH transition end a processor cycle at a clock. The LOW to HIGH	begins after a HIGH to LOW transition on RESET. on of RESET must be synchronous to the system CLK cycles from the trailing edge of RESET are or internal initialization before the first bus cycle, to r-on execution address, occurs.  of RESET synchronous to the system clock will the second HIGH to LOW transition of the system transition of RESET may be asynchronous to the this case it cannot be predetermined which phase	
is ignored during	GA3A nottolege s speried fortnop 36	of the processor clock will Synchronous LOW to HIG	l occur during the next system clock period.  H transitions of RESET are required only for ssor clock must be phase synchronous to another	
V <sub>SS</sub>	of of morth add as	SYSTEM GROUND: 0 Volts.		
Vcc	вода колушают. Тле	SYSTEM POWER: +5 Vo	olt Power Supply.	
CAP CA RUG SIGNER	at tue. Ti to tensino us to the system of	SYSTEM POWER: +5 Volt Power Supply.  SUBSTRATE FILTER CAPACITOR: a 0.047 μF ± 20% 12V capacitor can be connected between this pin and ground for compatibility with the HMOS 80286. For systems using only an 80C286, this pin can be left floating.		

<sup>\*</sup>See bus hold circuitry section.

#### NOTE:

<sup>1.</sup> HLDA is only Low if HOLD is inactive (Low).



#### **FUNCTIONAL DESCRIPTION**

#### Introduction

The 80C286 is an advanced, high-performance microprocessor with specially optimized capabilities for multiple user and multi-tasking systems. Depending on the application, a 12 MHz 80C286's performance is up to ten times faster than the standard 5 MHz 8086's, while providing complete upward software compatibility with Intel's 8086, 88, and 186 family of CPU's.

The 80C286 operates in two modes: 8086 real address mode and protected virtual address mode. Both modes execute a superset of the 8086 and 88 instruction set.

In 8086 real address mode programs use real addresses with up to one megabyte of address space. Programs use virtual addresses in protected virtual address mode, also called protected mode. In protected mode, the 80C286 CPU automatically maps 1 gigabyte of virtual addresses per task into a 16 megabyte real address space. This mode also provides memory protection to isolate the operating system and ensure privacy of each tasks' programs and data. Both modes provide the same base instruction set, registers, and addressing modes.

The following Functional Description describes first, the base 80C286 architecture common to both modes, second, 8086 real address mode, and third, protected mode.

#### **80C286 BASE ARCHITECTURE**

The 8086, 88, 186, and 286 CPU family all contain the same basic set of registers, instructions, and addressing modes. The 80C286 processor is upward compatible with the 8086, 8088, and 80186 CPU's and fully compatible with the HMOS 80286.

## **Register Set**

The 80C286 base architecture has fifteen registers as shown in Figure 3. These registers are grouped into the following four categories:

**General Registers:** Eight 16-bit general purpose registers used to contain arithmetic and logical operands. Four of these (AX, BX, CX, and DX) can be used either in their entirety as 16-bit words or split into pairs of separate 8-bit registers.

Segment Registers: Four 16-bit special purpose registers select, at any given time, the segments of memory that are immediately addressable for code, stack, and data. (For usage, refer to Memory Organization.)

Base and Index Registers: Four of the general purpose registers may also be used to determine offset addresses of operands in memory. These registers may contain base addresses or indexes to particular locations within a segment. The addressing mode determines the specific registers used for operand address calculations.

Status and Control Registers: The 3 16-bit special purpose registers in figure 3A record or control certain aspects of the 80C286 processor state including the Instruction Pointer, which contains the offset address of the next sequential instruction to be executed.




Figure 3. Register Set




Figure 3a. Status and Control Register Bit Functions

## **Flags Word Description**

The Flags word (Flags) records specific characteristics of the result of logical and arithmetic instructions (bits 0, 2, 4, 6, 7, and 11) and controls the operation of the 80C286 within a given operating mode (bits 8 and 9). Flags is a 16-bit register. The function of the flag bits is given in Table 2.

#### **Instruction Set**

The instruction set is divided into seven categories: data transfer, arithmetic, shift/rotate/logical, string manipulation, control transfer, high level instructions, and processor control. These categories are summarized in Figure 4.

An 80C286 instruction can reference zero, one, or two operands; where an operand resides in a register, in the instruction itself, or in memory. Zero-operand instructions (e.g. NOP and HLT) are usually one byte long. One-operand instructions (e.g. INC and DEC) are usually two bytes long but some are encoded in only one byte. One-operand instructions may reference a register or memory location. Twooperand instructions permit the following six types of instruction operations:

- -Register to Register
- -Memory to Register
- -Immediate to Register
- -Memory to Memory
- -Register to Memory
- -Immediate to Memory

Bit Position Name		Function			
0	CF	Carry Flag—Set on high-order bit carry or borrow; cleared otherwise			
2	PF	Parity Flag—Set if low-order 8 bits of result contain an even number of 1-bits; cleared otherwise			
4	AF	Set on carry from or borrow to the low order four bits of AL; cleared otherwise			
6	ZF	Zero Flag—Set if result is zero; cleared otherwise			
7	SF	Sign Flag—Set equal to high-order bit of result (0 if positive, 1 if negative			
Maria and	OF	Overflow Flag—Set if result is a too large positive number or a too-sma negative number (excluding sign-b to fit in destination operand; cleare otherwise			
8	TF	Single Step Flag—Once set, a sin- gle step interrupt occurs after the next instruction executes. TF is cleared by the single step interrupt.			
9	IF (	Interrupt-enable Flag—When set, maskable interrupts will cause the CPU to transfer control to an interrupt vector specified location.			
10	DF	Direction Flag—Causes string instructions to auto decrement the appropriate index registers when set. Clearing DF causes auto increment.			



Two-operand instructions (e.g. MOV and ADD) are usually three to six bytes long. Memory to memory operations are provided by a special class of string instructions requiring one to three bytes. For detailed instruction formats and encodings refer to the instruction set summary at the end of this document.

For detailed operation and usage of each instruction, see Appendix B of the 80286/80287 Programmer's Reference Manual (Order No. 210498).

G G	ENERAL PURPOSE
MOV	Move byte or word
PUSH	Push word onto stack
POP	Pop word off stack
PUSHA	Push all registers on stack
POPA	Pop all registers from stack
XCHG	Exchange byte or word
XLAT	Translate byte
mu	INPUT/OUTPUT
IN .	Input byte or word
OUT	Output byte or word
	ADDRESS OBJECT
LEA	Load effective address
LDS	Load pointer using DS
LES	Load pointer using ES
contiguous	FLAG TRANSFER
LAHF	Load AH register from flags
SAHF	Store AH register in flags
PUSHF	Push flags onto stack
POPF	Pop flags off stack

Figure 4a. Data Transfer Instructions

MOVS	Move byte or word string	
INS	Input bytes or word string	
OUTS	Output bytes or word string	
CMPS	Compare byte or word string	
SCAS	Scan byte or word string	
LODS	Load byte or word string	
STOS	Store byte or word string	
REP	Repeat	
REPE/REPZ	Repeat while equal/zero	
REPNE/REPNZ	Repeat while not equal/not zero	

Figure 4c. String Instructions

	ADDITION
ADD	Add byte or word
ADC	Add byte or word with carry
INC	Increment byte or word by 1
AAA	ASCII adjust for addition
DAA	Decimal adjust for addition
	SUBTRACTION
SUB	Subtract byte or word
SBB	Subtract byte or word with borrow
DEC	Decrement byte or word by 1
NEG	Negate byte or word
CMP	Compare byte or word
AAS	ASCII adjust for subtraction
DAS	Decimal adjust for subtraction
bbo y	MULTIPLICATION
MUL	Multiple byte or word unsigned
IMUL	Integer multiply byte or word
AAM	ASCII adjust for multiply
	DIVISION
DIV	Divide byte or word unsigned
IDIV	Integer divide byte or word
AAD	ASCII adjust for division
CBW	Convert byte to word
CWD	Convert word to doubleword

Figure 4b. Arithmetic Instructions

	LOGICALS	
NOT "Not" byte or word		
AND	"And" byte or word	
OR	"Inclusive or" byte or word	
XOR	"Exclusive or" byte or word	
TEST	"Test" byte or word	
7050 1100	SHIFTS	
SHL/SAL Shift logical/arithmetic left byte or		
SHR	Shift logical right byte or word	
SAR	Shift arithmetic right byte or word	
	ROTATES	
ROL	Rotate left byte or word	
ROR	Rotate right byte or word	
RCL	Rotate through carry left byte or word	
RCR	Rotate through carry right byte or word	

Figure 4d. Shift/Rotate Logical Instructions



C	ONDITIONAL TRANSFERS	UNCONDITION	ONAL TRANSFERS
JA/JNBE .	Jump if above/not below nor equal	CALL	Call procedure
JAE/JNB	Jump if above or equal/not below	RET	Return from procedure
JB/JNAE	Jump if below/not above nor equal	JMP	Jump Holland
JBE/JNA	Jump if below or equal/not above	and of this document.	adtie vistarius les holbs
JC molte	Jump if carry	ITERATI	ON CONTROLS
JE/JZ	Jump if equal/zero	endisora techanoa	DR self to G vibrasers one
JG/JNLE	Jump if greater/not less nor equal	LOOP	Loop
JGE/JNL	Jump if greater or equal/not less	LOOPE/LOOPZ	Loop if equal/zero
JL/JNGE	Jump if less/not greater nor equal	LOOPNE/LOOPNZ	Loop if not equal/not zero
JLE/JNG	Jump if less or equal/not greater	JCXZ	Jump if register CX = 0
JNC	Jump if not carry	spate the	programme grammer
JNE/JNZ	Jump if not equal/not zero	INT	ERRUPTS
JNO	Jump if not overflow	docts their molein	DOMA PROVIDE
JNP/JPO	Jump if not parity/parity odd	INT	Interrupt
JNS	Jump if not sign	INTO	Interrupt if overflow
JO	Jump if overflow	IRET	Interrupt return
JP/JPE	Jump if parity/parity even	lyou to	avd lugot 16
JS	Jump if sign		

Figure 4e. Program Transfer Instructions

3000	FI AC OPERATIONS	
	FLAG OPERATIONS	
STC	Set carry flag	
CLC	Clear carry flag	
CMC	Complement carry flag	
STD	Set direction flag	
CLD	Clear direction flag	
STI	Set interrupt enable flag	
CLI	Clear interrupt enable flag	
EXT	ERNAL SYNCHRONIZATION	
HLT	Halt until interrupt or reset	
WAIT	Wait for BUSY not active	
ESC	Escape to extension processor	
LOCK	Lock bus during next instruction	
	NO OPERATION	
NOP	No operation	
EXECU	TION ENVIRONMENT CONTROL	
LMSW	Load machine status word	
SMSW	Store machine status word	


Figure 4f. Processor Control Instructions

ENTER	Format stack for procedure entry	
LEAVE	Restore stack for procedure exit	
BOUND Detects values outside prescribed		

Figure 4g. High Level Instructions

## **Memory Organization**

Memory is organized as sets of variable length segments. Each segment is a linear contiguous sequence of up to 64K (2<sup>16</sup>) 8-bit bytes. Memory is addressed using a two component address (a pointer) that consists of a 16-bit segment selector, and a 16-bit offset. The segment selector indicates the desired segment in memory. The offset component indicates the desired byte address within the segment.



**Figure 5. Two Component Address** 



Toble 2	Coamant	Dogletor	Selection	Dulas
lable 3.	Segment	Register	Selection	Rules

Memory Reference Needed	Segment Register Used	Implicit Segment Selection Rule	
Instructions	Code (CS)	Automatic with instruction prefetch	
Stack	Stack (SS)	All stack pushes and pops. Any memory reference which uses BP as a base register.	
Local Data	Data (DS)	All data references except when relative to stack or string destination	
External (Global) Data	Extra (ES)	Alternate data segment and destination of string operation	

All instructions that address operands in memory must specify the segment and the offset. For speed and compact instruction encoding, segment selectors are usually stored in the high speed segment registers. An instruction need specify only the desired segment register and an offset in order to address a memory operand.

Most instructions need not explicitly specify which segment register is used. The correct segment register is automatically chosen according to the rules of Table 3. These rules follow the way programs are written (see Figure 6) as independent modules that require areas for code and data, a stack, and access to external data areas.

Special segment override instruction prefixes allow the implicit segment register selection rules to be overridden for special cases. The stack, data, and extra segments may coincide for simple programs. To access operands not residing in one of the four immediately available segments, a full 32-bit pointer or a new segment selector must be loaded.

## **Addressing Modes**

The 80C286 provides a total of eight addressing modes for instructions to specify operands. Two addressing modes are provided for instructions that operate on register or immediate operands:

Register Operand Mode: The operand is located in one of the 8 or 16-bit general registers.

Immediate Operand Mode: The operand is included in the instruction.

Six modes are provided to specify the location of an operand in a memory segment. A memory operand address consists of two 16-bit components: segment selector and offset. The segment selector is supplied by a segment register either implicitly chosen by the addressing mode or explicitly chosen by a segment override prefix. The offset is calculated by summing any combination of the following three address elements:

the displacement (an 8 or 16-bit immediate value contained in the instruction)

the base (contents of either the BX or BP base registers)




Figure 6. Segmented Memory Helps
Structure Software

the Index (contents of either the SI or DI index registers)

Any carry out from the 16-bit addition is ignored. Eight-bit displacements are sign extended to 16-bit values.

Combinations of these three address elements define the six memory addressing modes, described below.

**Direct Mode:** The operand's offset is contained in the instruction as an 8 or 16-bit displacement element.

Register Indirect Mode: The operand's offset is in one of the registers SI, DI, BX, or BP.

**Based Mode:** The operand's offset is the sum of an 8 or 16-bit displacement and the contents of a base register (BX or BP).



Indexed Mode: The operand's offset is the sum of an 8 or 16-bit displacement and the contents of an index register (SI or DI).

Based Indexed Mode: The operand's offset is the sum of the contents of a base register and an index register.

Based Indexed Mode with Displacement: The operand's offset is the sum of a base register's contents, an index register's contents, and an 8 or 16-bit displacement.

## **Data Types**

The 80C286 directly supports the following data types:

Integer:

A signed binary numeric value contained in an 8-bit byte or a 16-bit word. All operations assume a 2's complement representation. Signed 32 and 64-bit integers are supported using the Numeric Data Processor, the 80287.

Ordinal:

An unsigned binary numeric value contained in an 8-bit byte or 16-bit

word.

Pointer:

A 32-bit quantity, composed of a segment selector component and an offset component. Each component

is a 16-bit word.

String:

A contiguous sequence of bytes or words. A string may contain from 1

byte to 64K bytes.

ASCII:

A byte representation of alphanumeric and control characters using the ASCII standard of character rep-

resentation.

BCD:

A byte (unpacked) representation of the decimal digits 0-9.

Packed BCD: A byte (packed) representation of two decimal digits 0-9 storing one digit in each nibble of the byte.

Floating Point: A signed 32, 64, or 80-bit real number representation. (Floating point operands are supported using the

80287 Numeric Processor).

Figure 7 graphically represents the data types supported by the 80C286.

## I/O Space

The I/O space consists of 64K 8-bit or 32K 16-bit ports. I/O instructions address the I/O space with either an 8-bit port address, specified in the instruction, or a 16-bit port address in the DX register. 8-bit port addresses are zero extended such that A<sub>15</sub>-A<sub>8</sub> are LOW. I/O port addresses 00F8(H) through 00FF(H) are reserved.




Figure 7. 80C286 Supported Data Types



**Table 4. Interrupt Vector Assignments** 

Function Function	Interrupt Number	Related Instructions	Does Return Address Point to Instruction Causing Exception?
Divide error exception	0	DIV, IDIV	Yes
Single step interrupt	1 1	Allami rus eagu bris tid	T ont excelo tournami on
NMI interrupt and 10 as or THERE to abbe of	2	INT 2 or NMI pin	ed7 ,1 to totaley beliefed
Breakpoint interrupt	3	INT 3	beggots signis ed of no
INTO detected overflow exception	4	INTO	No
BOUND range exceeded exception	5	BOUND	Yes
Invalid opcode exception	6	Any undefined opcode	Yes
Processor extension not available exception	oled7 n	ESC or WAIT	toyal and Yes quant
Intel reserved-do not use	8-15	If it is post at the first in	Language and security Control
Processor extension error interrupt	16	ESC or WAIT	ers yert beldere nism
Intel reserved-do not use	17-31	romup; neutraler as execut	. Thereso era to nousuals pead tournessi te la era?
User defined a remark that warm is a state of	32-255		. bealvies en

### **Interrupts**

An interrupt transfers execution to a new program location. The old program address (CS:IP) and machine state (Flags) are saved on the stack to allow resumption of the interrupted program. Interrupts fall into three classes: hardware initiated, INT instructions, and instruction exceptions. Hardware initiated interrupts occur in response to an external input and are classified as non-maskable or maskable. Programs may cause an interrupt with an INT instruction. Instruction exceptions occur when an unusual condition, which prevents further instruction processing, is detected while attempting to execute an instruction. The return address from an exception will always point at the instruction causing the exception and include any leading instruction prefixes.

A table containing up to 256 pointers defines the proper interrupt service routine for each interrupt. Interrupts 0–31, some of which are used for instruction exceptions, are reserved. For each interrupt, an 8-bit vector must be supplied to the 80C286 which identifies the appropriate table entry. Exceptions supply the interrupt vector internally. INT instructions contain or imply the vector and allow access to all 256 interrupts. Maskable hardware initiated interrupts supply the 8-bit vector to the CPU during an interrupt acknowledge bus sequence. Non-maskable hardware interrupts use a predefined internally supplied vector.

#### **MASKABLE INTERRUPT (INTR)**

The 80C286 provides a maskable hardware interrupt request pin, INTR. Software enables this input by

setting the interrupt flag bit (IF) in the flag word. All 224 user-defined interrupt sources can share this input, yet they can retain separate interrupt handlers. An 8-bit vector read by the CPU during the interrupt acknowledge sequence (discussed in System Interface section) identifies the source of the interrupt.

Further maskable interrupts are disabled while servicing an interrupt by resetting the IF but as part of the response to an interrupt or exception. The saved flag word will reflect the enable status of the processor prior to the interrupt. Until the flag word is restored to the flag register, the interrupt flag will be zero unless specifically set. The interrupt return instruction includes restoring the flag word, thereby restoring the original status of IF.

#### NON-MASKABLE INTERRUPT REQUEST (NMI)

A non-maskable interrupt input (NMI) is also provided. NMI has higher priority than INTR. A typical use of NMI would be to activate a power failure routine. The activation of this input causes an interrupt with an internally supplied vector value of 2. No external interrupt acknowledge sequence is performed.

While executing the NMI servicing procedure, the 80C286 will service neither further NMI requests, INTR requests, nor the processor extension segment overrun interrupt until an interrupt return (IRET) instruction is executed or the CPU is reset. If NMI occurs while currently servicing an NMI, its presence will be saved for servicing after executing the first IRET instruction. IF is cleared at the beginning of an NMI interrupt to inhibit INTR interrupts.



#### SINGLE STEP INTERRUPT

The 80C286 has an internal interrupt that allows programs to execute one instruction at a time. It is called the single step interrupt and is controlled by the single step flag bit (TF) in the flag word. Once this bit is set, an internal single step interrupt will occur after the next instruction has been executed. The interrupt clears the TF bit and uses an internally supplied vector of 1. The IRET instruction is used to set the TF bit and transfer control to the next instruction to be single stepped.

## **Interrupt Priorities**

When simultaneous interrupt requests occur, they are processed in a fixed order as shown in Table 5. Interrupt processing involves saving the flags, return address, and setting CS:IP to point at the first instruction of the interrupt handler. If other interrupts remain enabled they are processed before the first instruction of the current interrupt handler is executed. The last interrupt processed is therefore the first one serviced.

**Table 5. Interrupt Processing Order** 

Order	Interrupt	
to 1 mm to	Instruction exception	
2	Single step	
3	NMI a data administration	
4	Processor extension segment overrun	
5	INTR	
6	INT instruction	

## **Initialization and Processor Reset**

Processor initialization or start up is accomplished by driving the RESET input pin HIGH. RESET forces the 80C286 to terminate all execution and local bus activity. No instruction or bus activity will occur as long as RESET is active. After RESET becomes inactive and an internal processing interval elapses, the 80C286 begins execution in real address mode with the instruction at physical location FFFFO(H). RESET also sets some registers to predefined values as shown in Table 6.

Table 6, 80C286 Initial Register State after RESET

Flag word	0002(H)
Machine Status Word	FFFO(H)
Instruction pointer	FFFO(H)
Code segment	F000(H)
Data segment	0000(H)
Extra segment	0000(H)
Stack segment	0000(H)

HOLD must not be active during the time from the leading edge of RESET to 34 CLKs after the trailing edge of RESET.

### **Machine Status Word Description**

The machine status word (MSW) records when a task switch takes place and controls the operating mode of the 80C286. It is a 16-bit register of which the lower four bits are used. One bit places the CPU into protected mode, while the other three bits, as shown in Table 7, control the processor extension interface. After RESET, this register contains FFF0(H) which places the 80C286 in 8086 real address mode.

**Table 7. MSW Bit Functions** 

Bit Position	Name	Function		
O ms no q	PE	Protected mode enable places the 80C286 into protected mode and cannot be cleared except by RESET.		
iroli <b>1</b> of let siduri -outfani hatatini	MP	Monitor processor extension allows WAIT instructions to cause a processor extension not present exception (number 7).		
2 000	EM	Emulate processor extension causes a processor extension not present exception (number 7) on ESC instructions to allow emulating a processor extension.		
a succession of the same and a second of the same and a second of the se	TS	Task switched indicates the next instruction using a processor extension will cause exception 7, allowing software to test whether the current processor extension context belongs to the current task.		

The LMSW and SMSW instructions can load and store the MSW in real address mode. The recommended use of TS, EM, and MP is shown in Table 8.

Table 8. Recommended MSW Encodings For Processor Extension Control

TS	MP	EM	Recommended Use	Instructions Causing Exception 7
0	0	0	Initial encoding after RESET. 80C286 operation is identical to 8086, 88.	None
0	0	X1 1	No processor extension is available. Software will emulate its function.	ESC
1	0	1	No processor extension is available. Software will emulate its function. The current processor extension context may belong to another task.	ESC
0	1	0	A processor extension exists.	None
10	100	0	A processor extension exists. The current processor extension context may belong to another task. The Exception 7 on WAIT allows software to test for an error pending from a previous processor extension operation.	ESC or WAIT



#### Halt

The HLT instruction stops program execution and prevents the CPU from using the local bus until restarted. Either NMI, INTR with IF = 1, or RESET will force the 80C286 out of halt. If interrupted, the saved CS:IP will point to the next instruction after the HLT.

#### 8086 REAL ADDRESS MODE

The 80C286 executes a fully upward-compatible superset of the 8086 instruction set in real address mode. In real address mode the 80C286 is object code compatible with 8086 and 8088 software. The real address mode architecture (registers and addressing modes) is exactly as described in the 80C286 Base Architecture section of this Functional Description.

## **Memory Size**

Physical memory is a contiguous array of up to 1,048,576 bytes (one megabyte) addressed by pins A<sub>0</sub> through A<sub>19</sub> and BHE. A<sub>20</sub> through A<sub>23</sub> should be ignored.

## **Memory Addressing**

In real address mode physical memory is a contiguous array of up to 1,048,576 bytes (one megabyte) addressed by pins  $A_0$  through  $A_{19}$  and  $\overline{BHE}$ . Address bits  $A_{20}-A_{23}$  may not always be zero in real mode.  $A_{20}-A_{23}$  should not be used by the system while the 80C286 is operating in Real Mode.

The selector portion of a pointer is interpreted as the upper 16 bits of a 20-bit segment address. The lower four bits of the 20-bit segment address are always zero. Segment addresses, therefore, begin on multiples of 16 bytes. See Figure 8 for a graphic representation of address information.

All segments in real address mode are 64K bytes in size and may be read, written, or executed. An exception or interrupt can occur if data operands or instructions attempt to wrap around the end of a segment (e.g. a word with its low order byte at offset FFFF(H) and its high order byte at offset 0000(H). If, in real address mode, the information contained in a segment does not use the full 64K bytes, the unused end of the segment may be overlayed by another segment to reduce physical memory requirements.

## **Reserved Memory Locations**

The 80C286 reserves two fixed areas of memory in real address mode (see Figure 9); system initializa-

tion area and interrupt table area. Locations from addresses FFFF0(H) through FFFFF(H) are reserved for system initialization. Initial execution begins at location FFFF0(H). Locations 00000(H) through 003FF(H) are reserved for interrupt vectors.




Figure 8. 8086 Real Address Mode Address Calculation




Figure 9. 8086 Real Address Mode Initially Reserved Memory Locations

Function	Interrupt Number	Related Policy and Instructions	Return Address Before Instruction?
Interrupt table limit too small exception	8	INT vector is not within table limit	Yes
Processor extension segment overrun interrupt	9	ESC with memory operand extending beyond offset FFFF(H)	No
Segment overrun exception	13	Word memory reference with offset = FFFF(H) or an attempt to exe- cute past the end of a segment	Yes

## Interrupts

Table 9 shows the interrupt vectors reserved for exceptions and interrupts which indicate an addressing error. The exceptions leave the CPU in the state existing before attempting to execute the failing instruction (except for PUSH, POP, PUSHA, or POPA). Refer to the next section on protected mode initialization for a discussion on exception 8.

#### **Protected Mode Initialization**

To prepare the 80C286 for protected mode, the LIDT instruction is used to load the 24-bit interrupt table base and 16-bit limit for the protected mode interrupt table. This instruction can also set a base and limit for the interrupt vector table in real address mode. After reset, the interrupt table base is initialized to 000000(H) and its size set to 03FF(H). These values are compatible with 8086, 88 software. LIDT should only be executed in preparation for protected mode.

#### Shutdown

Shutdown occurs when a severe error is detected that prevents further instruction processing by the CPU. Shutdown and halt are externally signalled via a halt bus operation. They can be distinguished by  $A_1$  HIGH for halt and  $A_1$  LOW for shutdown. In real address mode, shutdown can occur under two conditions:

- Exceptions 8 or 13 happen and the IDT limit does not include the interrupt vector.
- A CALL INT or PUSH instruction attempts to wrap around the stack segment when SP is not even.

An NMI input can bring the CPU out of shutdown if the IDT limit is at least 000F(H) and SP is greater than 0005(H), otherwise shutdown can only be exited via the RESET input.

## PROTECTED VIRTUAL ADDRESS MODE

The 80C286 executes a fully upward-compatible superset of the 8086 instruction set in protected virtual address mode (protected mode). Protected mode also provides memory management and protection mechanisms and associated instructions.

The 80C286 enters protected virtual address mode from real address mode by setting the PE (Protection Enable) bit of the machine status word with the Load Machine Status Word (LMSW) instruction. Protected mode offers extended physical and virtual memory address space, memory protection mechanisms, and new operations to support operating systems and virtual memory.

All registers, instructions, and addressing modes described in the 80C286 Base Architecture section of this Functional Description remain the same. Programs for the 8086, 88, 186, and real address mode 80C286 can be run in protected mode; however, embedded constants for segment selectors are different

## **Memory Size**

The protected mode 80C286 provides a 1 gigabyte virtual address space per task mapped into a 16 megabyte physical address space defined by the address pin  $A_{23}$ – $A_0$  and  $\overline{BHE}$ . The virtual address space may be larger than the physical address space since any use of an address that does not map to a physical memory location will cause a restartable exception.

## **Memory Addressing**

As in real address mode, protected mode uses 32-bit pointers, consisting of 16-bit selector and offset components. The selector, however, specifies an index into a memory resident table rather than the upper 16-bits of a real memory address. The 24-bit



base address of the desired segment is obtained from the tables in memory. The 16-bit offset is added to the segment base address to form the physical address as shown in Figure 10. The tables are automatically referenced by the CPU whenever a segment register is loaded with a selector. All 80C286 instructions which load a segment register will reference the memory based tables without additional software. The memory based tables contain 8 byte values called descriptors.




Figure 10. Protected Mode Memory Addressing


#### **DESCRIPTORS**

Descriptors define the use of memory. Special types of descriptors also define new functions for transfer of control and task switching. The 80C286 has segment descriptors for code, stack and data segments, and system control descriptors for special system data segments and control transfer operations. Descriptor accesses are performed as locked bus operations to assure descriptor integrity in multi-processor systems.

## CODE AND DATA SEGMENT DESCRIPTORS (S = 1)

Besides segment base addresses, code and data descriptors contain other segment attributes including segment size (1 to 64K bytes), access rights (read only, read/write, execute only, and execute/read), and presence in memory (for virtual memory systems) (See Figure 11). Any segment usage violating a segment attribute indicated by the segment descriptor will prevent the memory cycle and cause an exception or interrupt.

#### **Code or Data Segment Descriptor**



#### **Access Rights Byte Definition**

	Bit Position	Name	Function			
	7 Present (P)  6–5 Descriptor Privilege Level (DPL)		P = 1 Segment is mapped into physical memory. P = 0 No mapping to physical memory exits, base and limit are not used. Segment privilege attribute used in privilege tests.			
	4	Segment Descriptor (S)	S = 1 S = 0	Code or Data (includes stacks) segment descriptor System Segment Descriptor or Gate Descriptor		
Type Field Definition	3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	Executable (E) Expansion Direc- tion (ED) Writeable (W)	E = 0 ED = 0 ED = 1 W = 0 W = 1	Data segment descriptor type is:  Expand up segment, offsets must be ≤ limit.  Expand down segment, offsets must be > limit.  Data segment may not be written into.  Data segment may be written into.	If Data Segment (S = 1, E = 0)	
	3 2	Executable (E) Conforming (C)	E = 1 C = 1	Code Segment Descriptor type is: Code segment may only be executed when CPL ≥ DPL and CPL remains unchanged.	If Code Segment	
	1 31 338	Readable (R)	R = 0 R = 1	Code segment may not be read Code segment may be read.	(S = 1, E = 1)	
	0	Accessed (A)	A = 0 A = 1	Segment has not been accessed. Segment selector has been loaded into segment region used by selector test instructions.	ster	

Figure 11. Code and Data Segment Descriptor Formats



Code and data (including stack data) are stored in two types of segments: code segments and data segments. Both types are identified and defined by segment descriptors (S = 1). Code segments are identified by the executable (E) bit set to 1 in the descriptor access rights byte. The access rights byte of both code and data segment descriptor types have three fields in common: present (P) bit, Descriptor Privilege Level (DPL), and accessed (A) bit. If P = 0, any attempted use of this segment will cause a not-present exception. DPL specifies the privilege level of the segment descriptor. DPL controls when the descriptor may be used by a task (refer to privilege discussion below). The A bit shows whether the segment has been previously accessed for usage profiling, a necessity for virtual memory systems. The CPU will always set this bit when accessing the descriptor.

Data segments (S = 1, E = 0) may be either readonly or read-write as controlled by the W bit of the access rights byte. Read-only (W = 0) data segments may not be written into. Data segments may grow in two directions, as determined by the Expansion Direction (ED) bit: upwards (ED = 0) for data segments, and downwards (ED = 1) for a segment containing a stack. The limit field for a data segment descriptor is interpreted differently depending on the ED bit (see Figure 11).

A code segment (S = 1, E = 1) may be execute-only or execute/read as determined by the Readable (R) bit. Code segments may never be written into and execute-only code segments (R = 0) may not be read. A code segment may also have an attribute called conforming (C). A conforming code segment may be shared by programs that execute at different privilege levels. The DPL of a conforming code segment defines the range of privilege levels at which the segment may be executed (refer to privilege discussion below). The limit field identifies the last byte of a code segment.


# SYSTEM SEGMENT DESCRIPTORS (S = 0, TYPE = 1-3)

In addition to code and data segment descriptors, the protected mode 80C286 defines System Segment Descriptors. These descriptors define special system data segments which contain a table of descriptors (Local Descriptor Table Descriptor) or segments which contain the execution state of a task (Task State Segment Descriptor).

Figure 12 gives the formats for the special system data segment descriptors. The descriptors contain a 24-bit base address of the segment and a 16-bit limit. The access byte defines the type of descriptor, its state and privilege level. The descriptor contents are valid and the segment is in physical memory if P=1. If P=0, the segment is not valid. The DPL field is only used in Task State Segment descriptors and indicates the privilege level at which the descrip-

tor may be used (see Privilege). Since the Local Descriptor Table descriptor may only be used by a special privileged instruction, the DPL field is not used. Bit 4 of the access byte is 0 to indicate that it is a system control descriptor. The type field specifies the descriptor type as indicated in Figure 12.

## **System Segment Descriptor**



#### **System Segment Descriptor Fields**


Name	Value	Description			
<b>TYPE</b> 1 2 3		Available Task State Segment (TSS) Local Descriptor Table Busy Task State Segment (TSS)			
Р	0	Descriptor contents are not valid Descriptor contents are valid			
DPL	0-3	Descriptor Privilege Level			
BASE	24-bit number	Base Address of special system data segment in real memory			
LIMIT	16-bit number	Offset of last byte in segment			

Figure 12. System Segment Descriptor Format

#### GATE DESCRIPTORS (S = 0, TYPE = 4-7)

Gates are used to control access to entry points within the target code segment. The gate descriptors are call gates, task gates, interrupt gates and trap gates. Gates provide a level of indirection between the source and destination of the control transfer. This indirection allows the CPU to automatically perform protection checks and control entry point of the destination. Call gates are used to change privilege levels (see Privilege), task gates are used to perform a task switch, and interrupt and trap gates are used to specify interrupt service routines. The interrupt gate disables interrupts (resets IF) while the trap gate does not.

#### **Gate Descriptor**





#### **Gate Descriptor Fields**

Name	Value	Description			
ТҮРЕ	4 5 6 7	-Call Gate -Task Gate -Interrupt Gate -Trap Gate			
P	0	-Descriptor Contents are not valid -Descriptor Contents are valid			
DPL	0-3	Descriptor Privilege Level			
WORD	0-31	Number of words to copy from callers stack to called procedures stack. Only used with call gate.			
DESTINATION SELECTOR	16-bit selector	Selector to the target code segment (Call, Interrupt or Trap Gate) Selector to the target task state segment (Task Gate)			
DESTINATION	16-bit offset	Entry point within the target code segment			

Figure 13. Gate Descriptor Format

Figure 13 shows the format of the gate descriptors. The descriptor contains a destination pointer that points to the descriptor of the target segment and the entry point offset. The destination selector in an interrupt gate, trap gate, and call gate must refer to a code segment descriptor. These gate descriptors contain the entry point to prevent a program from constructing and using an illegal entry point. Task gates may only refer to a task state segment. Since task gates invoke a task switch, the destination offset is not used in the task gate.

Exception 13 is generated when the gate is used if a destination selector does not refer to the correct descriptor type. The word count field is used in the call gate descriptor to indicate the number of parameters (0–31 words) to be automatically copied from the caller's stack to the stack of the called routine when a control transfer changes privilege levels. The word count field is not used by any other gate descriptor.

The access byte format is the same for all gate descriptors. P=1 indicates that the gate contents are valid. P=0 indicates the contents are not valid and causes exception 11 if referenced. DPL is the de-

scriptor privilege level and specifies when this descriptor may be used by a task (refer to privilege discussion below). Bit 4 must equal 0 to indicate a system control descriptor. The type field specifies the descriptor type as indicated in Figure 13.

#### SEGMENT DESCRIPTOR CACHE REGISTERS

A segment descriptor cache register is assigned to each of the four segment registers (CS, SS, DS, ES). Segment descriptors are automatically loaded (cached) into a segment descriptor cache register (Figure 14) whenever the associated segment register is loaded with a selector. Only segment descriptors may be loaded into segment descriptor cache registers. Once loaded, all references to that segment of memory use the cached descriptor information instead of reaccessing the descriptor. The descriptor cache registers are not visible to programs. No instructions exist to store their contents. They only change when a segment register is loaded.

### SELECTOR FIELDS

A protected mode selector has three fields: descriptor entry index, local or global descriptor table indicator (TI), and selector privilege (RPL) as shown in Figure 15. These fields select one of two memory based tables of descriptors, select the appropriate table entry and allow highspeed testing of the selector's privilege attribute (refer to privilege discussion below).




Figure 15. Selector Fields




Figure 14. Descriptor Cache Registers

#### LUCAL AND GLUBAL DESCRIPTOR TABLES

Two tables of descriptors, called descriptor tables, contain all descriptors accessible by a task at any given time. A descriptor table is a linear array of up to 8192 descriptors. The upper 13 bits of the selector value are an index into a descriptor table. Each table has a 24-bit base register to locate the descriptor table in physical memory and a 16-bit limit register that confine descriptor access to the defined limits of the table as shown in Figure 16. A restartable exception (13) will occur if an attempt is made to reference a descriptor outside the table limits.

One table, called the Global Descriptor table (GDT), contains descriptors available to all tasks. The other table, called the Local Descriptor Table (LDT), contains descriptors that can be private to a task. Each task may have its own private LDT. The GDT may contain all descriptor types except interrupt and trap descriptors. The LDT may contain only segment, task gate, and call gate descriptors. A segment cannot be accessed by a task if its segment descriptor does not exist in either descriptor table at the time of access.




Figure 16. Local and Global Descriptor Table Definition

The LGDT and LLDT instructions load the base and limit of the global and local descriptor tables. LGDT and LLDT are privileged, i.e. they may only be executed by trusted programs operating at level 0. The LGDT instruction loads a six byte field containing the 16-bit table limit and 24-bit physical base address of the Global Descriptor Table as shown in Figure 17. The LDT instruction loads a selector which refers to a Local Descriptor Table descriptor containing the

pase address and limit for an LDT, as shown in Figure 12.




Figure 17. Global Descriptor Table and Interrupt Descriptor Table Data Type

#### INTERRUPT DESCRIPTOR TABLE

The protected mode 80C286 has a third descriptor table, called the Interrupt Descriptor Table (IDT) (see Figure 18), used to define up to 256 interrupts. It may contain only task gates, interrupt gates and trap gates. The IDT (Interrupt Descriptor Table) has a 24-bit physical base and 16-bit limit register in the CPU. The privileged LIDT instruction loads these registers with a six byte value of identical form to that of the LGDT instruction (see Figure 17 and Protected Mode Initialization).




Figure 18. Interrupt Descriptor Table Definition

References to IDT entries are made via INT instructions, external interrupt vectors, or exceptions. The IDT must be at least 256 bytes in size to allocate space for all reserved interrupts.

## Privilege

The 80C286 has a four-level hierarchical privilege system which controls the use of privileged instructions and access to descriptors (and their associated segments) within a task. Four-level privilege, as shown in Figure 19, is an extension of the user/supervisor mode commonly found in minicomputers. The privilege levels are numbered 0 through 3.






Figure 19

Level 0 is the most privileged level. Privilege levels provide protection within a task. (Tasks are isolated by providing private LDT's for each task.) Operating system routines, interrupt handlers, and other system software can be included and protected within the virtual address space of each task using the four levels of privilege. Each task in the system has a separate stack for each of its privilege levels.

Tasks, descriptors, and selectors have a privilege level attribute that determines whether the descriptor may be used. Task privilege effects the use of instructions and descriptors. Descriptor and selector privilege only effect access to the descriptor.

#### TASK PRIVILEGE

A task always executes at one of the four privilege levels. The task privilege level at any specific instant is called the Current Privilege Level (CPL) and is defined by the lower two bits of the CS register. CPL cannot change during execution in a single code segment. A task's CPL may only be changed by control transfers through gate descriptors to a new code segment (See Control Transfer). Tasks begin executing at the CPL value specified by the code segment selector within TSS when the task is initiated via a task switch operation (See Figure 20). A task executing at Level 0 can access all data segments defined in the GDT and the task's LDT and is considered the most trusted level. A task executing a Level 3 has the most restricted access to data and is considered the least trusted level.

#### **DESCRIPTOR PRIVILEGE**

Descriptor privilege is specified by the Descriptor Privilege Level (DPL) field of the descriptor access byte. DPL specifies the least trusted task privilege level (CPL) at which a task may access the descriptor. Descriptors with DPL = 0 are the most protected. Only tasks executing at privilege level 0 (CPL = 0) may access them. Descriptors with DPL = 3 are the least protected (i.e. have the least restricted access) since tasks can access them when CPL = 0, 1, 2, or 3. This rule applies to all descriptors, except LDT descriptors.

#### **SELECTOR PRIVILEGE**

Selector privilege is specified by the Requested Privilege Level (RPL) field in the least significant two bits of a selector. Selector RPL may establish a less trusted privilege level than the current privilege level for the use of a selector. This level is called the task's effective privilege level (EPL), RPL can only reduce the scope of a task's access to data with this selector. A task's effective privilege is the numeric maximum of RPL and CPL. A selector with RPL = 0 imposes no additional restriction on its use while a selector with RPL = 3 can only refer to segments at privilege Level 3 regardless of the task's CPL. RPL is generally used to verify that pointer parameters passed to a more trusted procedure are not allowed to use data at a more privileged level than the caller (refer to pointer testing instructions).

# **Descriptor Access and Privilege Validation**

Determining the ability of a task to access a segment involves the type of segment to be accessed, the instruction used, the type of descriptor used and CPL, RPL, and DPL. The two basic types of segment accesses are control transfer (selectors loaded into CS) and data (selectors loaded into DS, ES or SS).

### **DATA SEGMENT ACCESS**

Instructions that load selectors into DS and ES must refer to a data segment descriptor or readable code segment descriptor. The CPL of the task and the RPL of the selector must be the same as or more privileged (numerically equal to or lower than) than the descriptor DPL. In general, a task can only access data segments at the same or less privileged levels than the CPL or RPL (whichever is numerically higher) to prevent a program from accessing data it cannot be trusted to use.

An exception to the rule is a readable conforming code segment. This type of code segment can be read from any privilege level.

If the privilege checks fail (e.g. DPL is numerically less than the maximum of CPL and RPL) or an incorrect type of descriptor is referenced (e.g. gate de-



scriptor or execute only code segment) exception 13 occurs. If the segment is not present, exception 11 is generated.

Instructions that load selectors into SS must refer to data segment descriptors for writable data segments. The descriptor privilege (DPL) and RPL must equal CPL. All other descriptor types or a privilege level violation will cause exception 13. A not present fault causes exception 12.

#### **CONTROL TRANSFER**

Four types of control transfer can occur when a selector is loaded into CS by a control transfer operation (see Table 10). Each transfer type can only occur if the operation which loaded the selector references the correct descriptor type. Any violation of these descriptor usage rules (e.g. JMP through a call gate or RET to a Task State Segment) will cause exception 13.

The ability to reference a descriptor for control transfer is also subject to rules of privilege. A CALL or JUMP instruction may only reference a code segment descriptor with DPL equal to the task CPL or a conforming segment with DPL of equal or greater privilege than CPL. The RPL of the selector used to reference the code descriptor must have as much privilege as CPL.

RET and IRET instructions may only reference code segment descriptors with descriptor privilege equal to or less privileged than the task CPL. The selector loaded into CS is the return address from the stack. After the return, the selector RPL is the task's new CPL. If CPL changes, the old stack pointer is popped after the return address.

When a JMP or CALL references a Task State Segment descriptor, the descriptor DPL must be the same or less privileged than the task's CPL. Refer-

ence to a valid Task State Segment descriptor causes a task switch (see Task Switch Operation). Reference to a Task State Segment descriptor at a more privileged level than the task's CPL generates exception 13.

When an instruction or interrupt references a gate descriptor, the gate DPL must have the same or less privilege than the task CPL. If DPL is at a more privileged level than CPL, exeception 13 occurs. If the destination selector contained in the gate references a code segment descriptor, the code segment descriptor DPL must be the same or more privileged than the task CPL. If not, Exception 13 is issued. After the control transfer, the code segment descriptors DPL is the task's new CPL. If the destination selector in the gate references a task state segment, a task switch is automatically performed (see Task Switch Operation).

The privilege rules on control transfer require:

- JMP or CALL direct to a code segment (code segment descriptor) can only be to a conforming segment with DPL of equal or greater privilege than CPL or a non-conforming segment at the same privilege level.
- interrupts within the task or calls that may change privilege levels, can only transfer control through a gate at the same or a less privileged level than CPL to a code segment at the same or more privileged level than CPL.
- return instructions that don't switch tasks can only return control to a code segment at the same or less privileged level.
- task switch can be performed by a call, jump or interrupt which references either a task gate or task state segment at the same or less privileged level.

**Table 10. Descriptor Types Used for Control Transfer** 

Control Transfer Types	Operation Types	Descriptor Referenced	Descriptor Table	
Intersegment within the same privilege level	JMP, CALL, RET, IRET*	Code Segment	GDT/LDT	
Intersegment to the same or higher privilege level Interrupt	CALL COLOR OF THE CALL	Call Gate	GDT/LDT	
within task may change CPL.	Interrupt Instruction, Exception, External Interrupt	Trap or Interrupt Gate	IDT	
Intersegment to a lower privilege level (changes task CPL)	RET, IRET*	Code Segment	GDT/LDT	
code segment, This type of ocde segment can b	CALL, JMP	Task State Segment	GDT	
Task Switch	CALL, JMP	Task Gate	GDT/LDT	
lase drain at 190 graph of the property of the annead and 190 to maxwer of the and 190 to maxwer of the annead of	IRET** Interrupt Instruction, Exception, External Interrupt	Task Gate	IDT	

<sup>\*</sup>NT (Nested Task bit of flag word) = 0

<sup>\*\*</sup>NT (Nested Task bit of flag word) = 1



#### PRIVILEGE LEVEL CHANGES

Any control transfer that changes CPL within the task, causes a change of stacks as part of the operation. Initial values of SS:SP for privilege levels 0, 1, and 2 are kept in the task state segment (refer to Task Switch Operation). During a JMP or CALL control transfer, the new stack pointer is loaded into the SS and SP registers and the previous stack pointer is pushed onto the new stack.

When returning to the original privilege level, its stack is restored as part of the RET or IRET instruction operation. For subroutine calls that pass parameters on the stack and cross privilege levels, a fixed number of words, as specified in the gate, are copied from the previous stack to the current stack. The inter-segment RET instruction with a stack adjustment value will correctly restore the previous stack pointer upon return.

## Protection

The 80C286 includes mechanisms to protect critical instructions that affect the CPU execution state (e.g. HLT) and code or data segments from improper usage. These protection mechanisms are grouped into three forms:

Restricted usage of segments (e.g. no write allowed to read-only data segments). The only segments available for use are defined by descriptors in the Local Descriptor Table (LDT) and Global Descriptor Table (GDT).

Restricted access to segments via the rules of privilege and descriptor usage.

Privileged instructions or operations that may only be executed at certain privilege levels as determined by the CPL and I/O Privilege Level (IOPL). The IOPL is defined by bits 14 and 13 of the flag word.

These checks are performed for all instructions and can be split into three categories: segment load checks (Table 11), operand reference checks (Table 12), and privileged instruction checks (Table 13). Any violation of the rules shown will result in an exception. A not-present exception related to the stack segment causes exception 12.

The IRET and POPF instructions do not perform some of their defined functions if CPL is not of sufficient privilege (numerically small enough). Precisely these are:

- The IF bit is not changed if CPL > IOPL.
- The IOPL field of the flag word is not changed if CPL > 0.

No exceptions or other indication are given when these conditions occur.

**Table 11. Segment Register Load Checks** 

	Error Description	Exception Number
I	Descriptor table limit exceeded	13
-	Segment descriptor not-present	11 or 12
T	Privilege rules violated	13
	Invalid descriptor/segment type seg- ment register load: —Read only data segment load to SS	01 11 51
	Special Control descriptor load to DS, ES, SS Execute only segment load to DS, ES, SS Data segment load to CS Read/Execute code segment load to SS	13 TO

**Table 12. Operand Reference Checks** 

Error Description	Exception Number
Write into code segment Read from execute-only code	13
segment segment segment segment	13 7 200000
Write to read-only data segment	13 500 51
Segment limit exceeded1	12 or 13

#### NOTE:

Carry out in offset calculations is ignored.

**Table 13. Privileged Instruction Checks** 

Error Description	Exception Number
CPL ≠ 0 when executing the following instructions:  LIDT, LLDT, LGDT, LTR, LMSW,  CTS, HLT	13
CPL > IOPL when executing the fol- lowing instructions: INS, IN, OUTS, OUT, STI, CLI, LOCK	13

#### **EXCEPTIONS**

The 80C286 detects several types of exceptions and interrupts, in protected mode (see Table 14). Most are restartable after the exceptional condition is removed. Interrupt handlers for most exceptions can read an error code, pushed on the stack after the return address, that identifies the selector involved (0 if none). The return address normally points to the failing instruction, including all leading prefixes. For a processor extension segment overrun exception, the return address will not point at the ESC instruction that caused the exception; however, the processor extension registers may contain the address of the failing instruction.

Interrupt Vector	Function Function	Return Address At Falling Instruction?	Always Restart- able?	Error Code on Stack?
8	Double exception detected	Yes	No <sup>2</sup>	Yes
9	Processor extension segment overrun	No	No <sup>2</sup>	No
10	Invalid task state segment	Yes	Yes	Yes
. 11	Segment not present	Yes	Yes	Yes
12	Stack segment overrun or stack segment not present	Yes	Yes1	Yes
13	General protection	Yes	No <sup>2</sup>	Yes

#### NOTE:

1. When a PUSHA or POPA instruction attempts to wrap around the stack segment, the machine state after the exception will not be restartable because stack segment wrap around is not permitted. This condition is identified by the value of the saved SP being either 0000(H), 0001(H), FFFE(H), or FFFF(H).

2. These exceptions indicate a violation to privilege rules or usage rules has occurred. Restart is generally not attempted under those conditions.

These exceptions indicate a violation to privilege rules or usage rules has occurred. Restart is generally not attempted under those conditions.

All these checks are performed for all instructions and can be split into three categories: segment load checks (Table 11), operand reference checks (Table 12), and privileged instruction checks (Table 13). Any violation of the rules shown will result in an exception. A not-present exception causes exception 11 or 12 and is restartable.

## **Special Operations**

#### TASK SWITCH OPERATION

The 80C286 provides a built-in task switch operation which saves the entire 80C286 execution state (registers, address space, and a link to the previous task), loads a new execution state, and commences execution in the new task. Like gates, the task switch operation is invoked by executing an intersegment JMP or CALL instruction which refers to a Task State Segment (TSS) or task gate descriptor in the GDT or LDT. An INT n instruction, exception, or external interrupt may also invoke the task switch operation by selecting a task gate descriptor in the associated IDT descriptor entry.

The TSS descriptor points at a segment (see Figure 20) containing the entire 80C286 execution state while a task gate descriptor contains a TSS selector. The limit field of the descriptor must be > 002B(H).

Each task must have a TSS associated with it. The current TSS is identified by a special register in the 80C286 called the Task Register (TR). This register contains a selector referring to the task state segment descriptor that defines the current TSS. A hidden base and limit register associated with TR are loaded whenever TR is loaded with a new selector.

The IRET instruction is used to return control to the task that called the current task or was interrupted. Bit 14 in the flag register is called the Nested Task (NT) bit. It controls the function of the IRET instruction. If NT = 0, the IRET instruction performs the regular current task by popping values off the stack; when NT = 1, IRET performs a task switch operation back to the previous task.

When a CALL, JMP, or INT instruction initiates a task switch, the old (except for case of JMP) and new TSS will be marked busy and the back link field of the new TSS set to the old TSS selector. The NT bit of the new task is set by CALL or INT initiated task switches. An interrupt that does not cause a task switch will clear NT. NT may also be set or cleared by POPF or IRET instructions.

The task state segment is marked busy by changing the descriptor type field from Type 1 to Type 3. Use of a selector that references a busy task state segment causes Exception 13.

# PROCESSOR EXTENSION CONTEXT SWITCHING

The context of a processor extension (such as the 80287 numerics processor) is not changed by the task switch operation. A processor extension context need only be changed when a different task attempts to use the processor extension (which still contains the context of a previous task). The 80C286 detects the first use of a processor extension after a task switch by causing the processor extension not present exception (7). The interrupt handler may then decide whether a context change is necessary.

Whenever the 80C286 switches tasks, it sets the Task Switched (TS) bit of the MSW. TS indicates that a processor extension context may belong to a different task than the current one. The processor extension not present exception (7) will occur when attempting to execute an ESC or WAIT instruction if TS=1 and a processor extension is present (MP=1 in MSW).



#### POINTER TESTING INSTRUCTIONS

The 80C286 provides several instructions to speed pointer testing and consistency checks for maintaining system integrity (see Table 15). These instruc-

tions use the memory management hardware to verify that a selector value refers to an appropriate segment without risking an exception. A condition flag (ZF) indicates whether use of the selector or segment will cause an exception.




Figure 20. Task State Segment and TSS Registers



Table 15. 80C286 Pointer Test Instructions

Instruction	Operands	Function		
ARPL	Selector, Register	Adjust Requested Privilege Level: adjusts the RPL of the selector to the numeric maximum of current selector RPL value and the RPL value in the register. Set zero flag if selector RPL was changed by ARPL.		
VERR	Selector	VERify for Read: sets the zero flag if the segment re- ferred to by the selector can be read.		
VERW Selector		VERify for Write: sets the zero flag if the segment referred to by the selector can be written.		
LSL	Register, Selector	Load Segment Limit: reads the segment limit into the register if privilege rules and descriptor type allow. Set zero flag if successful.		
LAR	Register, Selector	Load Access Rights: reads the descriptor access rights byte into the register if privilege rules allow. Set zero flag if successful.		

#### **DOUBLE FAULT AND SHUTDOWN**

If two separate exceptions are detected during a single instruction execution, the 80C286 performs the double fault exception (8). If an execution occurs during processing of the double fault exception, the 80C286 will enter shutdown. During shutdown no further instructions or exceptions are processed. Either NMI (CPU remains in protected mode) or RESET (CPU exits protected mode) can force the 80C286 out of shutdown. Shutdown is externally signalled via a HALT bus operation with  $\rm A_1$  LOW.

#### PROTECTED MODE INITIALIZATION

The 80C286 initially executes in real address mode after RESET. To allow initialization code to be placed at the top of physical memory,  $A_{23}-A_{20}$  will be HIGH when the 80C286 performs memory references relative to the CS register until CS is changed.  $A_{23}-A_{20}$  will be zero for references to the DS, ES, or SS segments. Changing CS in real address mode will force  $A_{23}-A_{20}$  LOW whenever CS is used again. The initial CS:IP value of F000:FFF0 provides 64K bytes of code space for initialization code without changing CS.

Protected mode operation requires several registers to be initialized. The GDT and IDT base registers must refer to a valid GDT and IDT. After executing the LMSW instruction to set PE, the 80C286 must

immediately execute an intra-segment JMP instruction to clear the instruction queue of instructions decoded in real address mode.

To force the 80C286 CPU registers to match the initial protected mode state assumed by software, execute a JMP instruction with a selector referring to the initial TSS used in the system. This will load the task register, local descriptor table register, segment registers and initial general register state. The TR should point at a valid TSS since any task switch operation involves saving the current task state.

## SYSTEM INTERFACE

The 80C286 system interface appears in two forms: a local bus and a system bus. The local bus consists of address, data, status, and control signals at the pins of the CPU. A system bus is any buffered version of the local bus. A system bus may also differ from the local bus in terms of coding of status and control lines and/or timing and loading of signals. The 80C286 family includes several devices to generate standard system buses such as the IEEE 796 standard MULTIBUS.

## **Bus Interface Signals and Timing**

The 80C286 microsystem local bus interfaces the 80C286 to local memory and I/O components. The interface has 24 address lines, 16 data lines, and 8 status and control signals.

The 80C286 CPU, 82C284 clock generator, 82C288 bus controller, transceivers, and latches provide a buffered and decoded system bus interface. The 82C284 generates the system clock and synchronizes READY and RESET. The 82C288 converts bus operation status encoded by the 80C286 into command and bus control signals. These components can provide the timing and electrical power drive levels required for most system bus interfaces including the Multibus.

# Physical Memory and I/O Interface

A maximum of 16 megabytes of physical memory can be addressed in protected mode. One megabyte can be addressed in real address mode. Memory is accessible as bytes or words. Words consist of any two consecutive bytes addressed with the least significant byte stored in the lowest address.

Byte transfers occur on either half of the 16-bit local data bus. Even bytes are accessed over  $D_7 - D_0$  while odd bytes are transferred over  $D_{15} - D_8$ . Even-addressed words are transferred over  $D_{15} - D_0$  in one bus cycle, while odd-addressed word require two bus operations. The first transfers data on  $D_{15} - D_8$ , and the second transfers data on  $D_7 - D_0$ . Both byte data transfers occur automatically, transparent to software.



Two bus signals,  $A_0$  and  $\overline{BHE}$ , control transfers over the lower and upper halves of the data bus. Even address byte transfers are indicated by  $A_0$  LOW and  $\overline{BHE}$  HIGH. Odd address byte transfers are indicated by  $A_0$  HIGH and  $\overline{BHE}$  LOW. Both  $A_0$  and  $\overline{BHE}$  are LOW for even address word transfers.

The I/O address space contains 64K addresses in both modes. The I/O space is accessible as either bytes or words, as is memory. Byte wide peripheral devices may be attached to either the upper or lower byte of the data bus. Byte-wide I/O devices attached to the upper data byte  $(D_{15}-D_8)$  are accessed with odd I/O addresses. Devices on the lower data byte are accessed with even I/O addresses. An interrupt controller such as Intel's 82C59A-2 must be connected to the lower data byte  $(D_7-D_0)$  for proper return of the interrupt vector.

## **Bus Operation**

The 80C286 uses a double frequency system clock (CLK input) to control bus timing. All signals on the local bus are measured relative to the system CLK input. The CPU divides the system clock by 2 to produce the internal processor clock, which determines bus state. Each processor clock is composed of two system clock cycles named phase 1 and phase 2. The 82C284 clock generator output (PCLK) identifies the next phase of the processor clock. (See Figure 21.)




Figure 21. System and Processor Clock Relationships

Six types of bus operations are supported; memory read, memory write, I/O read, I/O write, interrupt acknowledge, and halt/shutdown. Data can be transferred at a maximum rate of one word per two processor clock cycles.

The 80C286 bus has three basic states: idle ( $T_i$ ), send status ( $T_s$ ), and perform command ( $T_c$ ). The 80C286 CPU also has a fourth local bus state called hold ( $T_h$ ).  $T_h$  indicates that the 80C286 has surrendered control of the local bus to another bus master in response to a HOLD request.

Each bus state is one processor clock long. Figure 22 shows the four 80C286 local bus states and allowed transitions.




Figure 22. 80C286 Bus States

#### **Bus States**

The idle  $(T_i)$  state indicates that no data transfers are in progress or requested. The first active state  $T_S$  is signaled by status line  $\overline{S1}$  or  $\overline{S0}$  going LOW and identifying phase 1 of the processor clock. During  $T_S$ , the command encoding, the address, and data (for a write operation) are available on the 80C286 output pins. The 82C288 bus controller decodes the status signals and generates Multibus compatible read/write command and local transceiver control signals.

After  $T_S$ , the perform command ( $T_C$ ) state is entered. Memory or I/O devices respond to the bus operation during  $T_C$ , either transferring read data to the CPU or accepting write data.  $T_C$  states may be repeated as often as necessary to assure sufficient time for the memory or I/O device to respond. The READY signal determines whether  $T_C$  is repeated. A repeated  $T_C$  state is called a wait state.

During hold ( $T_h$ ), the 80C286 will float\* all address, data, and status output pins enabling another bus master to use the local bus. The 80C286 HOLD input signal is used to place the 80C286 into the  $T_h$  state. The 80C286 HLDA output signal indicates that the CPU has entered  $T_h$ .


## **Pipelined Addressing**

The 80C286 uses a local bus interface with pipelined timing to allow as much time as possible for data access. Pipelined timing allows a new bus operation to be initiated every two processor cycles, while allowing each individual bus operation to last for three processor cycles.

The timing of the address outputs is pipelined such that the address of the next bus operation becomes available during the current bus operation. Or in other words, the first clock of the next bus operation is overlapped with the last clock of the current bus operation. Therefore, address decode and routing logic can operate in advance of the next bus operation.

\*NOTE: See section on bus hold circuitry.





esterency has also a Figure 23. Basic Bus Cycle

External address latches may hold the address stable for the entire bus operation, and provide additional AC and DC buffering.

The 80C286 does not maintain the address of the current bus operation during all  $T_{\rm c}$  states. Instead, the address for the next bus operation may be emitted during phase 2 of any  $T_{\rm c}$ . The address remains valid during phase 1 of the first  $T_{\rm c}$  to guarantee hold time, relative to ALE, for the address latch inputs.

## **Bus Control Signals**

The 82C288 bus controller provides control signals; address latch enable (ALE), Read/Write commands, data transmit/receive (DT/ $\overline{R}$ ), and data enable (DEN) that control the address latches, data transceivers, write enable, and output enable for memory and I/O systems.

The Address Latch Enable (ALE) output determines when the address may be latched. ALE provides at least one system CLK period of address hold time from the end of the previous bus operation until the address for the next bus operation appears at the latch outputs. This address hold time is required to support MULTIBUS and common memory systems.

The data bus transceivers are controlled by 82C288 outputs Data Enable (DEN) and Data Transmit/Receive (DT/R̄). DEN enables the data transceivers; while DT/R̄ controls tranceiver direction. DEN and DT/R̄ are timed to prevent bus contention between the bus master, data bus transceivers, and system data bus transceivers.

## **Command Timing Controls**

Two system timing customization options, command extension and command delay, are provided on the 80C286 local bus.

Command extension allows additional time for external devices to respond to a command and is analogous to inserting wait states on the 8086. External logic can control the duration of any bus operation such that the operation is only as long as necessary. The READY input signal can extend any bus operation for as long as necessary.

Command delay allows an increase of address or write data setup time to system bus command active for any bus operation by delaying when the system bus command becomes active. Command delay is controlled by the 82C288 CMDLY input. After T<sub>S</sub>, the bus controller samples CMDLY at each failing edge of CLK. If CMDLY is HIGH, the 82C288 will not activate the command signal. When CMDLY is LOW, the 82C288 will activate the command signal. After the command becomes active, the CMDLY input is not sampled.

When a command is delayed, the available response time from command active to return read data or accept write data is less. To customize system bus timing, an address decoder can determine which bus operations require delaying the command. The CMDLY input does not affect the timing of ALE, DEN, or DT/ $\overline{\rm R}$ .






Figure 24. CMDLY Controls the Leading Edge of Command Signal

Figure 24 illustrates four uses of CMDLY. Example 1 shows delaying the read command two system CLKs for cycle N-1 and no delay for cycle N, and example 2 shows delaying the read command one system CLK for cycle N-1 and one system CLK delay for cycle N.

## **Bus Cycle Termination**

At maximum transfer rates, the 80C286 bus alternates between the status and command states. The bus status signals become inactive after  $T_{\rm S}$  so that they may correctly signal the start of the next bus operation after the completion of the current cycle. No external indication of  $T_{\rm C}$  exists on the 80C286 local bus. The bus master and bus controller enter  $T_{\rm C}$  directly after  $T_{\rm S}$  and continue executing  $T_{\rm C}$  cycles until terminated by  $\overline{\rm READY}$ .

# **READY** Operation

The current bus master and 82C288 bus controller terminate each bus operation simultaneously to achieve maximum bus operation bandwidth. Both are informed in advance by READY active (open-collector output from 82C284) which identifies the last T<sub>C</sub> cycle of the current bus operation. The bus master and bus controller must see the same sense

of the READY signal, thereby requiring READY be synchronous to the system clock.

## Synchronous Ready

The 82C284 clock generator provides  $\overline{\text{READY}}$  synchronization from both synchronous and asynchronous sources (see Figure 25). The synchronous ready input ( $\overline{\text{SRDY}}$ ) of the clock generator is sampled with the falling edge of CLK at the end of phase 1 of each  $T_{\text{C}}$ . The state of  $\overline{\text{SRDY}}$  is then broadcast to the bus master and bus controller via the  $\overline{\text{READY}}$  output line.

# Asynchronous Ready

Many systems have devices or subsystems that are asynchronous to the system clock. As a result, their ready outputs cannot be guaranteed to meet the 82C284 SRDY setup and hold time requirements. But the 82C284 asynchronous ready input (ARDY) is designed to accept such signals. The ARDY input is sampled at the beginning of each T<sub>C</sub> cycle by 82C284 synchronization logic. This provides one system CLK cycle time to resolve its value before broadcasting it to the bus master and bus controller.






Figure 25. Synchronous and Asynchronous Ready

ARDY or ARDYEN must be HIGH at the end of T<sub>S</sub>. ARDY cannot be used to terminate bus cycle with no wait states.

Each ready input of the 82C284 has an enable pin (SRDYEN and ARDYEN) to select whether the current bus operation will be terminated by the synchronous or asynchronous ready. Either of the ready inputs may terminate a bus operation. These enable inputs are active low and have the same timing as their respective ready inputs. Address decode logic usually selects whether the current bus operation should be terminated by ARDY or SRDY.

#### **Data Bus Control**

Figures 26, 27, and 28 show how the  $DT/\overline{R}$ , DEN, data bus, and address signals operate for different combinations of read, write, and idle bus operations.  $DT/\overline{R}$  goes active (LOW) for a read operation.  $DT/\overline{R}$  remains HIGH before, during, and between write operations.

The data bus is driven with write data during the second phase of  $T_{\rm S}.$  The delay in write data timing allows the read data drivers, from a previous read cycle, sufficient time to enter 3-state OFF\* before the 80C286 CPU begins driving the local data bus for write operations. Write data will always remain valid for one system clock past the last  $T_{\rm C}$  to provide sufficient hold time for Multibus or other similar memory or I/O systems. During write-read or write-idle sequences the data bus enters 3-state OFF\* during the second phase of the processor cycle after the last  $T_{\rm C}.$  In a write-write sequence the data bus does not enter 3-state OFF\* between  $T_{\rm C}$  and  $T_{\rm S}.$ 

#### **Bus Usage**

The 80C286 local bus may be used for several functions: instruction data transfers, data transfers by other bus masters, instruction fetching, processor extension data transfers, interrupt acknowledge, and halt/shutdown. This section describes local bus activities which have special signals or requirements.

\*NOTE: See section on bus hold circuitry.






Figure 26. Back to Back Read-Write Cycles




Figure 27. Back to Back Write-Read Cycles






Figure 28. Back to Back Write-Write Cycles

### **HOLD** and **HLDA**

HOLD AND HLDA allow another bus master to gain control of the local bus by placing the 80C286 bus into the T<sub>h</sub> state. The sequence of events required to pass control between the 80C286 and another local bus master are shown in Figure 29.

In this example, the 80C286 is initially in the  $T_h$  state as signaled by HLDA being active. Upon leaving  $T_h$ , as signaled by HLDA going inactive, a write operation is started. During the write operation another local bus master requests the local bus from the 80C286 as shown by the HOLD signal. After completing the write operation, the 80C286 performs one  $T_i$  bus cycle, to guarantee write data hold time, then enters  $T_h$  as signaled by HLDA going active.

The CMDLY signal and ARDY ready are used to start and stop the write bus command, respectively. Note that SRDY must be inactive or disabled by SRDYEN to guarantee ARDY will terminate the cycle.

HOLD must not be active during the time from the leading edge of RESET until 34 CLKs following the trailing edge of RESET.

### Lock

The CPU asserts an active lock signal during Interrupt-Acknowledge cycles, the XCHG instruction, and during some descriptor accesses. Lock is also asserted when the LOCK prefix is used. The LOCK prefix may be used with the following ASM-286 assembly instructions; MOVS, INS, and OUTS. For bus cycles other than Interrupt-Acknowledge cycles,

Lock will be active for the first and subsequent cycles of a series of cycles to be locked. Lock will not be shown active during the last cycle to be locked. For the next-to-last cycle, Lock will become inactive at the end of the first  $T_{\rm c}$  regardless of the number of wait-states inserted. For Interrupt-Acknowledge cycles, Lock will be active for each cycle, and will become inactive at the end of the first  $T_{\rm c}$  for each cycle regardless of the number of wait-states inserted.

## **Instruction Fetching**

The 80C286 Bus Unit (BU) will fetch instructions ahead of the current instruction being executed. This activity is called prefetching. It occurs when the local bus would otherwise be idle and obeys the following rules:

A prefetch bus operation starts when at least two bytes of the 6-byte prefetch queue are empty.

The prefetcher normally performs word prefetches independent of the byte alignment of the code segment base in physical memory.

The prefetcher will perform only a byte code fetch operation for control transfers to an instruction beginning on a numerically odd physical address.


Prefetching stops whenever a control transfer or HLT instruction is decoded by the IU and placed into the instruction queue.

In real address mode, the prefetcher may fetch up to 6 bytes beyond the last control transfer or HLT instruction in a code segment.



In protected mode, the prefetcher will never cause a segment overrun exception. The prefetcher stops at the last physical memory word of the code segment. Exception 13 will occur if the program attempts to execute beyond the last full instruction in the code segment.

If the last byte of a code segment appears on an even physical memory address, the prefetcher will read the next physical byte of memory (perform a word code fetch). The value of this byte is ignored and any attempt to execute it causes exception 13.



#### NOTES:

- 1. Status lines are not driven by 80C286, yet remain high due to internal pullup resistors during HOLD state. See section on bus hold circuitry.
- 2. Address, M/IO and COD/INTA may start floating during any  $T_C$  depending on when internal 80C286 bus arbiter decides to release bus to external HOLD. The float starts in  $\phi 2$  of  $T_C$ . See section on bus hold circuitry.
- 3.  $\overline{BHE}$  and  $\overline{LOCK}$  may start floating after the end of any  $T_C$  depending on when internal 80C286 bus arbiter decides to release bus to external HOLD. The float starts in  $\phi 1$  of  $T_C$ . See section on bus hold circuitry.
- 4. The minimum HOLD to HLDA time is shown. Maximum is one TH longer.
- 5. The earliest HOLD time is shown. It will always allow a subsequent memory cycle if pending is shown.
- 6. The minimum HOLD to HLDA time is shown. Maximum is a function of the instruction, type of bus cycle and other machine state (i.e., Interrupts, Waits, Lock, etc.).
- Asynchronous ready allows termination of the cycle. Synchronous ready does not signal ready in this example. Synchronous ready state is ignored after ready is signaled via the asynchronous input.

Figure 29. MULTIBUS Write Terminated by Asynchronous Ready with Bus Hold



#### **Processor Extension Transfers**

The processor extension interface uses I/O port addresses 00F8(H), 00FA(H), and 00FC(H) which are part of the I/O port address range reserved by Intel. An ESC instruction with Machine Status Word bits EM = 0 and TS = 0 will perform I/O bus operations to one or more of these I/O port addresses independent of the value of IOPL and CPL.

ESC instructions with memory references enable the CPU to accept PEREQ inputs for processor extension operand transfers. The CPU will determine the operand starting address and read/write status of the instruction. For each operand transfer, two or three bus operations are performed, one word transfer with I/O port address 00FA(H) and one or two bus operations with memory. Three bus operations are required for each word operand aligned on an odd byte address.

#### NOTE:

Odd-aligned numerics instructions should be avoided when using an 80C286 system running six or more memory-write wait-states. The 80C286 can generate an incorrect numerics address if all the following conditions are met:

- Two floating point (FP) instructions are fetched and in the 80C286 queue.
- The first FP instruction is any floating point store except FSTSW AX.
- The second FP instruction is any floating point store except FSTSW AX.
- The second FP instruction accesses memory.
- The operand of the first instruction is aligned on an odd memory address.
- More than five wait-states are inserted during either of the last two memory write transfers (transferred as two bytes for odd aligned operands) of the first instruction.

The second FP instruction operand address will be incremented by one if these conditions are met. These conditions are most likely to occur in a multi-master system. For a hardware solution, contact your local Intel representative.

Ten or more command delays should not be used when accessing the numerics coprocessor. Excessive command delays can cause the 80C286 and 80287 to lose synchronization.

# **Interrupt Acknowledge Sequence**

Figure 30 illustrates an interrupt acknowledge sequence performed by the 80C286 in response to an

INTR input. An interrupt acknowledge sequence consists of two INTA bus operations. The first allows a master 82C59A-2 Programmable Interrupt Controller (PIC) to determine which if any of its slaves should return the interrupt vector. An eight bit vector is read on D0-D7 of the 80C286 during the second INTA bus operation to select an interrupt handler routine from the interrupt table.

The Master Cascade Enable (MCE) signal of the 82C288 is used to enable the cascade address drivers, during INTA bus operations (See Figure 30), onto the local address bus for distribution to slave interrupt controllers via the system address bus. The 80C286 emits the  $\overline{\text{LOCK}}$  signal (active LOW) during  $T_s$  of the first INTA bus operation. A local bus "hold" request will not be honored until the end of the second INTA bus operation.

Three idle processor clocks are provided by the 80C286 between INTA bus operations to allow for the minimum INTA to INTA time and CAS (cascade address) out delay of the 82C59A-2. The second INTA bus operation must always have at least one extra  $T_{\rm C}$  state added via logic controlling  $\overline{\rm READY}.$  This is needed to meet the 82C59A-2 minimum INTA pulse width.

## **Local Bus Usage Priorities**

The 80C286 local bus is shared among several internal units and external HOLD requests. In case of simultaneous requests, their relative priorities are:

(Highest) Any transfers which assert LOCK either explicitly (via the LOCK instruction prefix) or implicitly (i.e. some segment descriptor accesses, interrupt acknowledge sequence, or an XCHG with memory).

The second of the two byte bus operations required for an odd aligned word operand.

The second or third cycle of a processor extension data transfer.

Local bus request via HOLD input.


Processor extension data operand transfer via PEREQ input.

Data transfer performed by EU as part of an instruction.

(Lowest) An instruction prefetch request from BU.

The EU will inhibit prefetching two processor clocks in advance of any data transfers to minimize waiting by EU for a prefetch to finish.





- 6. Upper data bus should not change state during this time.

Figure 30. Interrupt Acknowledge Sequence

## **Halt or Shutdown Cycles**

The 80C286 externally indicates halt or shutdown conditions as a bus operation. These conditions occur due to a HLT instruction or multiple protection exceptions while attempting to execute one instruction. A halt or shutdown bus operation is signalled when \$1, \$\overline{S0}\$ and COD/INTA are LOW and M/IO is HIGH. A1 HIGH indicates halt, and A1 LOW indicates shutdown. The 82C288 bus controller does not issue ALE, nor is READY required to terminate a halt or shutdown bus operation.

During halt or shutdown, the 80C286 may service PEREQ or HOLD requests. A processor extension segment overrun exception during shutdown will inhibit further service of PEREQ. Either NMI or RESET will force the 80C286 out of either halt or shutdown. An INTR, if interrupts are enabled, or a processor extension segment overrun exception will also force the 80C286 out of halt.



# THE POWER-DOWN FEATURE OF THE 80C286

The 80C286, unlike the HMOS part, can enter into a power-down mode. By stopping the processor CLK, the processor will enter a power-down mode. Once in the power-down mode, all 80C286 outputs remain static (the same state as before the mode was entered). The 80C286 D.C. specification I<sub>CCS</sub> rates the amount of current drawn by the processor when in the power-down mode. When the CLK is reapplied to the processor, it will resume execution where it was interrupted.

In order to obtain maximum benefits from the power-down mode, certain precautions should be taken. When in the power-down mode, all 80C286 outputs remain static and any output that is turned on and remains in a HIGH condition will source current when loaded. Best low-power performance can be obtained by first putting the processor in the HOLD

condition (turning off all of the output buffers), and then stopping the processor CLK in the phase 2 state. In this condition, any output that is loaded will source only the "Bus Hold Sustaining Current".

When stopping the processor clock, minimum clock high and low times cannot be violated (no glitches on the clock line).

Violating this condition can cause the 80C286 to erase its internal register states. Note that all inputs to the 80C286 (CLK, HOLD, PEREQ, RESET, READY, INTR, NMI, BUSY, and ERROR) should be at V<sub>CC</sub> or V<sub>SS</sub>; any other value will cause the 80C286 to draw additional current.

When coming out of power-down mode, the system CLK must be started with the same polarity in which it was stopped. An example power down sequence is shown in Figure 31.




Figure 31. Example Power-Down Sequence



## **BUS HOLD CIRCUITRY**

To avoid high current conditions caused by floating inputs to peripheral CMOS devices and eliminate the need for pull-up/down resistors, "bus-hold" circuitry has been used on all tri-state 80C286 outputs. See Table A for a list of these pins and Figures Ba and Bb for a complete description of which pins have bus hold circuitry. These circuits will maintain the last valid logic state if no driving source is present (i.e., an unconnected pin or a driving source which goes to a high impedance state). To overdrive the "bus hold" circuits, an external driver must be capable of supplying the maximum "Bus Hold Overdrive" sink or source current at valid input voltage levels. Since this "bus hold" circuitry is active and not a




Figure Ba. Bus Hold Circuitry Pins 36-51, 66-67

"resistive" type element, the associated power supply current is negligible and power dissipation is significantly reduced when compared to the use of passive pull-up resistors.

### **Bus Hold Circuitry on the 80C286**

Signal	Pin Location	Polarity Pulled to when tri-stated
S1, S0, PEACK, LOCK	4-6, 68	Hi, See Figure Bb
Data Bus (D <sub>0</sub> -D <sub>15</sub> )	36-51	Hi/Lo, See Figure Ba
COD/INTA, M/IO	66-67	Hi/Lo, See Figure Ba




Figure Bb. Bus Hold Circuitry Pins 4-6, 68

The versatile bus structure of the 80C286 microsystem, with a full complement of support chips, allows flexible configuration of a wide range of systems. The basic configuration, shown in Figure 32, is similar to an 8086 maximum mode system. It includes the CPU plus an 82C59A-2 interrupt controller, 82C284 clock generator, and the 82C288 Bus Controller.

As indicated by the dashed lines in Figure 32, the ability to add processor extensions is an integral feature of 80C286 microsystems. The processor extension interface allows external hardware to perform special functions and transfer data concurrent with CPU execution of other instructions. Full system integrity is maintained because the 80C286 supervises all data transfers and instruction execution for the processor extension.

The 80287 has all the instructions and data types of an 8087. The 80287 NPX can perform numeric calculations and data transfers concurrently with CPU program execution. Numerics code and data have the same integrity as all other information protected by the 80C286 protection mechanism.


The 80C286 can overlap chip select decoding and address propagation during the data transfer for the previous bus operation. This information is latched by ALE during the middle of a  $T_{\rm S}$  cycle. The latched chip select and address information remains stable during the bus operation while the next cycle's ad-

uress is being decoded and propagated into the system. Decode logic can be implemented with a high speed PROM or PAL.

The optional decode logic shown in Figure 32 takes advantage of the overlap between address and data of the 80C286 bus cycle to generate advanced memory and IO-select signals. This minimizes system performance degradation caused by address propagation and decode delays. In addition to selecting memory and I/O, the advanced selects may be used with configurations supporting local and system buses to enable the appropriate bus interface for each bus cycle. The COD/INTA and M/IO signals are applied to the decode logic to distinguish between interrupt, I/O, code and data bus cycles.

By adding a bus arbiter, the 80C286 provides a MULTIBUS system bus interface as shown in Figure 33. The ALE output of the 82C288 for the MULTIBUS bus is connected to its CMDLY input to delay the start of commands one system CLK as required to meet MULTIBUS address and write data setup times. This arrangement will add at least one extra  $T_{\rm C}$  state to each bus operation which uses the MULTIBUS.

A second 82C288 bus controller and additional latches and transceivers could be added to the local bus of Figure 33. This configuration allows the 80C286 to support an on-board bus for local memory and peripherals, and the MULTIBUS for system bus interfacing.








Figure 33. MULTIBUS System Bus Interface






Figure 34. 80C286 System Configuration with Dual-Ported Memory

Figure 34 shows the addition of dual ported dynamic memory between the MULTIBUS system bus and the 80C286 local bus. The dual port interface is provided by the 8207 Dual Port DRAM Controller. The 8207 runs synchronously with the CPU to maximize throughput for local memory references. It also arbitrates between requests from the local and system buses and performs functions such as refresh,

initialization of RAM, and read/modify/write cycles. The 8207 combined with the 8206 Error Checking and Correction memory controller provide for single bit error correction. The dual-ported memory can be combined with a standard MULTIBUS system bus interface to maximize performance and protection in multiprocessor system configurations.



Table 16. 80C286 Systems Recommended Pull Up Resistor Values

80C286 Pin and Name	Pullup Value	Purpose		
4— <del>S</del> 1	11	Pull SO, S1, and PEACK inactive during 80C286 hold periods		
5— <del>S</del> 0	20 KΩ ±10%	(Niete 4)		
6—PEACK	1 1	(Note I)		
63—READY	910Ω ±5%	Pull $\overline{\text{READY}}$ inactive within required minimum time (C <sub>L</sub> = 150 pF, I <sub>R</sub> $\leq$ 7 mA)		

#### NOTE:

1. Pullup resistors are not required for \$\overline{80}\$ and \$\overline{81}\$ when the corresponding pins on the 82C284 are connected to \$\overline{80}\$ and \$\overline{81}\$.

# 80C286 IN-CIRCUIT EMULATION CONSIDERATIONS

One of the advantages of using the 80C286 is that full in-circuit emulation development support is available through either the 12ICE 80286 probe for 8 MHz/10 MHz or ICE286 for 12.5 MHz designs. To utilize these powerful tools it is necessary that the designer be aware of a few minor parametric and functional differences between the 80C286 and the in-circuit emulators. The I2ICE datasheet (I2ICE Integrated Instrumentation and In-Circuit Emulation System, order #210469) contains a detailed description of these design considerations. The ICE286 Fact Sheet (#280718) and User's Guide (#452317) contain design considerations for the 80C286 12.5 MHz microprocessor. It is recommended that the appropriate document be reviewed by the 80C286 system designer to determine whether or not these differences affect the design.

# PACKAGE THERMAL SPECIFICATIONS

The 80C286 Microprocessor is specified for operation when case temperature (T<sub>C</sub>) is within the range of 0°C-85°C. Case temperature, unlike ambient temperature, is easily measured in any environment

to determine whether the 80C286 Microprocessor is within the specified operating range. The case temperature should be measured at the center of the top surface of the component.

The maximum ambient temperature  $(T_A)$  allowable without violating  $T_C$  specifications can be calculated from the equations shown below.  $T_J$  is the 80C286 junction temperature. P is the power dissipated by the 80C286.

$$T_{J} = T_{C} + P^{*} \theta_{JC}$$

$$T_{A} = T_{J} - P^{*} \theta_{JA}$$

$$T_{C} = T_{A} + P^{*} [\theta_{JA} - \theta_{JC}]$$

Values for  $\theta_{JA}$  and  $\theta_{JC}$  are given in Table 17.  $\theta_{JA}$  is given at various airflows. Table 18 shows the maximum  $T_A$  allowable (without exceeding  $T_C$ ) at various airflows. Note that the 80C286 PLCC package has an internal heat spreader.  $T_A$  can be further improved by attaching "fins" or an external "heat sink" to the package.

Junction temperature calculations should use an  $I_{\rm CC}$  value that is measured without external resistive loads. The external resistive loads dissipate additional power external to the 80C286 and not on the die. This increases the resistor temperature, not the die temperature. The full capacitive load ( $C_{\rm L}=100~{\rm pF}$ ) should be applied during the  $I_{\rm CC}$  measurement

Table 17. Thermal Resistances (°C/Watt)  $\theta_{JC}$  and  $\theta_{JA}$ 

Package	θјς	nell abic	θ <sub>JA</sub> versus Airflow ft/min (m/sec)					
ni noibosiora l	ins i	0	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)	1000 (5.07)	
68-Lead PGA	5.5	29	22	16	15	14	13	
68-Lead PLCC w/Internal Heat Speader	8	29	23	21	18	16	15	

Table 18. Maximum T<sub>A</sub> at Various Airflows

Package	T <sub>A</sub> (°C) versus Airflow ft/min (m/sec)							
es. It also arbs	0 (0)	1000 (5.07)						
68-Lead PGA	68	73	78	78	79	80		
68 Lead-PLCC w/Internal Heat Speader	70	74	76	78	79	80		

NOTE:

The numbers in Table 18 were calculated using a  $V_{CC}$  of 5.0V, and an  $I_{CC}$  of 150 mA, which is representative of the worst case  $I_{CC}$  at  $T_{C}=85^{\circ}C$  with the outputs unloaded.



## **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature under Bias0°C to +70°C	
Storage Temperature65°C to +150°C	
Voltage on Any Pin with Respect to Ground1.0V to +7V	
Power Dissipation1.1W	

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

## D.C. CHARACTERISTICS (V<sub>CC</sub> = 5V ± 10%, T<sub>CASE</sub> = 0°C to +85°C)

Symbol	Parameter	Min	Max	Тур	Unit	Test Conditions
Icc	Supply Current		200	125	mA	C <sub>L</sub> = 100 pF (Note 1)
Iccs	Supply Current (Static)		5	0.5	mA	(Note 2)
C <sub>CLK</sub>	CLK Input Capacitance	0.	20	nri quiei	pF	FREQ = 1 MHz (Note 3)
CIN	Other Input Capacitance		10	emi i blol	pF	FREQ = 1 MHz (Note 3)
Co	Input/Output Capacitance	9	20		pF	FREQ = 1 MHz (Note 3)

#### NOTES:

1. Tested at maximum frequency with no resistive loads on the outputs.

2. Tested while clock stopped in phase 2 and inputs at VCC or VSS with the outputs unloaded.

3. These are not tested but are guaranteed by design characterization.

## D.C. CHARACTERISTICS (V<sub>CC</sub> = 5V ±10%, T<sub>CASE</sub> = 0°C to +85°C)

Symbol	Parameter Input LOW Voltage	Min -0.5	<b>Max</b> 0.8	Unit V	Test Conditions			
V <sub>IL</sub>					FREQ = 2 MHz			
VIH	Input HIGH Voltage	2.0	V <sub>CC</sub> + 0.5	V	FREQ = 2 MHz			
VILC	CLK Input LOW Voltage	-0.5	0.8	V	FREQ = 2 MHz			
VIHC	CLK Input HIGH Voltage	3.8	V <sub>CC</sub> + 0.5	٧	FREQ = 2 MHz			
VOL	Output LOW Voltage	3   27	0.45	V	I <sub>OL</sub> = 2.0 mA, FREQ = 2 MHz			
V <sub>OH</sub>	Output HIGH Voltage	3.0 V <sub>CC</sub> - 0.5	yetaC t	V	$I_{OH}=-2.0$ mA, FREQ = 2 MHz $I_{OH}=-100$ $\mu$ A, FREQ = 2 MHz			
ILI.	Input Leakage Current		±10	μΑ	V <sub>IN</sub> = GND or V <sub>CC</sub> (Note 1)			
ILO	Output Leakage Current	242   243	±10	μΑ	V <sub>O</sub> = GND or V <sub>CC</sub> (Note 1)			
IIL	Input Sustaining Current on BUSY# and ERROR# Pins	-30	-500	μА	V <sub>IN</sub> = 0V (Note 1)			
I <sub>BHL</sub>	Input Sustaining Current (Bus Hold LOW)	38	150	μΑ	V <sub>IN</sub> = 1.0V (Notes 1, 2)			
Івнн	Input Sustaining Current (Bus Hold HIGH)	-50	-350	μА	V <sub>IN</sub> = 3.0V (Notes 1, 3)			
I <sub>BHLO</sub>	Bus Hold LOW Overdrive	200		μΑ	(Notes 1, 4)			
Івнно	Bus Hold HIGH Overdrive	-400	naneug eus Aud	μΑ	(Notes 1, 5)			

### NOTES:

1. Tested with the clock stopped.

2. I<sub>BHI</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising to 1.0V on the following pins: 36-51, 66, 67.

3. IBHH should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering to 3.0V on the following pins: 4-6, 36-51, 66-68.

4. An external driver must source at least IBHLO to switch this node from LOW to HIGH.

5. An external driver must sink at least I<sub>BHHO</sub> to switch this node from HIGH to LOW.



# A.C. CHARACTERISTICS (V<sub>CC</sub> = 5V ±10%, T<sub>CASE</sub> = 0°C to +85°C)

A.C. timings are referenced to 1.5V points of signals as illustrated in datasheet waveforms, unless otherwise noted.

Symbol	Parameter	12.5 MHz		Unit	Test Conditions		
Symbol	"Operating Conditions" is not recorded	Min Max		Onne			
1	System Clock (CLK) Period	40	DC	ns	(Note 1)		
2	System Clock (CLK) LOW Time	11		ns	at 1.0V		
3	System Clock (CLK) HIGH Time	13	VS - OF	ns	at 3.6V		
17	System Clock (CLK) Rise Time		8	ns	1.0V to 3.6V (Note 2)		
18	System Clock (CLK) Fall Time		8	ns	3.6V to 1.0V (Note 2)		
4	Asynchronous Inputs Setup Time	16		ns	(Note 3)		
5	Asynchronous Inputs Hold Time	16	8.0	ns	(Note 3)		
6	RESET Setup Time	19	nce	ns	oruo\tuoni o		
7	RESET Hold Time	6		ns			
8	Read Data Setup Time	6	not evitaisu	ns	reupon) mumicam ta belee		
9	Read Data Hold Time	7	mash ya b	ns	hose ate not leafed but an		
10	READY Setup Time	23	-520	ns	MEDITOADANO O		
11	READY Hold Time	21	10	ns	annell legion		
12a1	Status Active Delay	5	16	ns	(Notes 4, 5, 7)		
12a2	PEACK Active Delay	5	18	ns	(Notes 4, 5, 7)		
12b	Status/PEACK Inactive Delay	5	20	ns	(Notes 4, 5, 7)		
13	Address Valid Delay	V 4 8	29	ns	(Notes 4, 5, 7)		
14	Write Data Valid Delay	3	27	ns	(Notes 4, 5, 7)		
15	Address/Status/Data Float Delay	2	32	ns	(Notes 2, 4, 6)		
16	HLDA Valid Delay	3	24	ns	(Notes 4, 5, 7)		
19	Address Valid To Status Valid Setup Time	23		ns	(Notes 2, 4, 5)		

#### NOTES


- 1. Functionality at frequencies less than 2 MHz is not tested, but is guaranteed by design characterization.
- 2. These are not tested but are guaranteed by design characterization.
- 3. Asynchronous inputs are INTR, NMI, HOLD, PEREQ, ERROR, and BUSY. This specification is given only for testing purposes, to assure recognition at a specific CLK edge.


light, should be measured after ligheding V<sub>FQ</sub> to GND and thee relating to 1,6V on the full wing place 36–51, 66, 67


- 4. Delay from 1.0V on the CLK, to 1.5V or float on the output as appropriate for valid or floating condition.
- 5. Output load:  $C_L = 100 pF$ .
- 6. Float condition occurs when output current is less than I<sub>LO</sub> in magnitude.
- 7. Minimum output delay timings are not tested, but are guaranteed by design characterization.





## A.C. CHARACTERISTICS (Continued)






















## **WAVEFORMS**


### **MAJOR CYCLE TIMING**






## **WAVEFORMS** (Continued)

# 80C286 ASYNCHRONOUS INPUT SIGNAL TIMING



- PCLK indicates which processor cycle phase will occur on the next CLK. PCLK may not indicate the correct phase until the first bus cycle is performed.
- 2. These inputs are asynchronous. The setup and hold times shown assure recognition for testing purposes.


### 80C286 RESET INPUT TIMING AND SUBSEQUENT PROCESSOR CYCLE PHASE



#### NOTES:

- 1. When RESET meets the setup time shown, the next CLK will start  $\phi$ 2 of a processor cycle.
- When RESET meets the setup time shown, the next CLK will repeat φ1 of a processor cycle.


#### **EXITING AND ENTERING HOLD**



NOTES:

- 231923-42
- 1. These signals may not be driven by the 80C286 during the time shown. The worst case in terms of latest float time is shown.
- 2. The data bus will be driven as shown if the last cycle before T<sub>I</sub> in the diagram was a write T<sub>C</sub>.
- 3. The 80C286 floats its status pins during  $T_H$ . External 20  $K\Omega$  resistors keep these signals high (see Table 16).
- 4. For HOLD request set up to HLDA, refer to Figure 29.
- 5. BHE and LOCK are driven at this time but will not become valid until Ts.
- 6. The data bus will remain in 3-state OFF if a read cycle is performed.

#### 80C286 PEREQ/PEACK TIMING FOR ONE TRANSFER ONLY




ASSUMING WORD-ALIGNED MEMORY OPERAND, IF ODD ALIGNED, 80286 TRANSFERS TO/FROM MEMORY BYTE-AT-A-TIME WITH TWO MEMORY CYCLES

NOTES: 231923-43 1. PEACK always goes active during the first bus operation of a processor extension data operand transfer sequence.

The first bus operation will be either a memory read at operand address or I/O read at port address OOFA(H). 2. To prevent a second processor extension data operand transfer, the worst case maximum time (Shown above) is: 3× 0 − 12a2<sub>max</sub> − ⊕ <sub>min</sub>. The actual, configuration dependent, maximum time is: 3× 0 − 12a2<sub>max</sub> − ⊕ <sub>min</sub>. +  $A \times 2 \times 0$ .

A is the number of extra T<sub>C</sub> states added to either the first or second bus operation of the processor extension data operand transfer sequence.

#### **INITIAL 80C286 PIN STATE DURING RESET**



NOTES: 1. Setup time for RESET ↑ may be violated with the consideration that φ1 of the processor clock may begin one

system CLK period later. 2. Setup and hold times for RESET ↓ must be met for proper operation, but RESET ↓ may occur during φ1 or φ2. If RESET  $\downarrow$  occurs in  $\phi$ 1, the reference clock edge can be  $\phi$ 2 of the previous bus cycle.

3. The data bus is only guaranteed to be in 3-state OFF at the time shown.






Figure 35. 80C286 Instruction Format Examples

# 80C286 INSTRUCTION SET SUMMARY

## **Instruction Timing Notes**

The instruction clock counts listed below establish the maximum execution rate of the 80C286. With no delays in bus cycles, the actual clock count of an 80C286 program will average 5% more than the calculated clock count, due to instruction sequences which execute faster than they can be fetched from memory.

To calculate elapsed times for instruction sequences, multiply the sum of all instruction clock counts, as listed in the table below, by the processor clock period. A 12 MHz processor clock has a clock period of 83 nanoseconds and requires an 80C286 system clock (CLK input) of 24 MHz.

## **Instruction Clock Count Assumptions**

- The instruction has been prefetched, decoded, and is ready for execution. Control transfer instruction clock counts include all time required to fetch, decode, and prepare the next instruction for execution.
- 2. Bus cycles do not require wait states.
- There are no processor extension data transfer or local bus HOLD requests.
- 4. No exceptions occur during instruction execution.

## **Instruction Set Summary Notes**

Addressing displacements selected by the MOD field are not shown. If necessary they appear after the instruction fields shown.

Above/below refers to unsigned value
Greater refers to positive signed value
Less refers to less positive (more negative) signed

- values if d = 1 then to register; if d = 0 then from register
- if w = 1 then word instruction; if w = 0 then byte instruction
- if s=0 then 16-bit immediate data form the operand
- if s = 1 then an immediate data byte is sign-extended to form the 16-bit operand
  - x don't care
  - z used for string primitives for comparison with ZF FLAG

If two clock counts are given, the smaller refers to a register operand and the larger refers to a memory operand

- \* = add one clock if offset calculation requires summing 3 elements
- n = number of times repeated
- m = number of bytes of code in next instruction Level (L)—Lexical nesting level of the procedure



The following comments describe possible exceptions, side effects, and allowed usage for instructions in both operating modes of the 80C286.

#### **REAL ADDRESS MODE ONLY**

- This is a protected mode instruction. Attempted execution in real address mode will result in an undefined opcode exception (6).
- A segment overrun exception (13) will occur if a word operand reference at offset FFFF(H) is attempted.
- This instruction may be executed in real address mode to initialize the CPU for protected mode.
- 4. The IOPL and NT fields will remain 0.
- Processor extension segment overrun interrupt (9) will occur if the operand exceeds the segment limit.

#### EITHER MODE

- An exception may occur, depending on the value of the operand.
- TOCK is automatically asserted regardless of the presence or absence of the LOCK instruction prefix.
- LOCK does not remain active between all operand transfers.

## PROTECTED VIRTUAL ADDRESS MODE ONLY

- A general protection exception (13) will occur if the memory operand cannot be used due to either a segment limit or access rights violation. If a stack segment limit is violated, a stack segment overrun exception (12) occurs.
- For segment load operations, the CPL, RPL, and DPL must agree with privilege rules to avoid an exception. The segment must be present to

- avoid a not-present exception (11). If the SS register is the destination, and a segment not-present violation occurs, a stack exception (12) occurs.
- 11. All segment descriptor accesses in the GDT or LDT made by this instruction will automatically assert LOCK to maintain descriptor integrity in multiprocessor systems.
- JMP, CALL, INT, RET, IRET instructions referring to another code segment will cause a general protection exception (13) if any privilege rule is violated.
- 13. A general protection exception (13) occurs if  $CPL \neq 0$ .
- A general protection exception (13) occurs if CPL > IOPL.
- 15. The IF field of the flag word is not updated if CPL > IOPL. The IOPL field is updated only if CPL = 0.
- 16. Any violation of privilege rules as applied to the selector operand do not cause a protection exception; rather, the instruction does not return a result and the zero flag is cleared.
- 17. If the starting address of the memory operand violates a segment limit, or an invalid access is attempted, a general protection exception (13) will occur before the ESC instruction is executed. A stack segment overrun exception (12) will occur if the stack limit is violated by the operand's starting address. If a segment limit is violated during an attempted data transfer then a processor extension segment overrun exception (9) occurs.
- 18. The destination of an INT, JMP, CALL, RET or IRET instruction must be in the defined limit of a code segment or a general protection exception (13) will occur.



## **80C286 INSTRUCTION SET SUMMARY**

	0.5			CLOCK COUNT		COMMENTS		
FUNCTION	FORMAT		1		Real Address Mode	Protected Virtual Address Mode	Real Address Mode	Protected Virtual Address Mode
DATA TRANSFER MOV = Move:						amunit	(C) 1256	SAST ATA
Register to Register/Memory	1000100w	mod reg r/m			2,3*	2,3*	2	9
Register/memory to register	1000101w	mod reg r/m			2,5*	2,5*	2	9
Immediate to register/memory	1100011w	mod 0 0 0 r/m	data	data if w = 1	2,3*	2,3*	2	9
Immediate to register	1011w reg	data	data if w=1	10111	2	2	. Appl	quq = 140
Memory to accumulator	1010000w	addr-low	addr-high		5	5	2	9
Accumulator to memory	1010001w	addr-low	addr-high	nbpin waspo	3	3	2	9
Register/memory to segment register	10001110	mod 0 reg r/m			2,5*	17,19*	2	9,10,11
Segment register to register/memory	10001100	mod 0 reg r/m			2,3*	2,3*	2	9
PUSH = Push:							ormeo stric	220A = 00
Memory	11111111	mod 1 1 0 r/m			5*	5*	2	9
Register	01010 reg	H'atety		dham we obt	3	3	2	9
Segment register	000 reg 110	T-Might			3	3	2	9
mmediate	01101080	data	data if s=0		3	- 3	2	9
PUSHA = Push All	01100000				17	17	2	9
POP=Pop:					10			halbaga
Memory	10001111	mod 0 0 0 r/m			5*	5*	2	9
Register	01011 reg				5	5	2	9
Segment register	000 reg 111	(reg≠01)			5	20	2	9,10,11
POPA = Pop All	01100001				19	19	2	9
XCHG = Exchange:						50000	G IOUT SAI	
Register/memory with register	1000011w	mod reg r/m			3,5*	3,5*	2,7	7,9
Register with accumulator	10010 reg				3	3		a contiem
IN = Input from:		l lewi			0001	1016	AT LOOK THE	in entitlement
Fixed port	1110010w	port			5	5	from	14
Variable port	1110110w				5	5	yor	14
OUT = Output to:								
Fixed port	1110011w	port			3	3		14
Variable port	1110111w				3	3		14
XLAT = Translate byte to AL	11010111	Noted: Con-			5	5		9
LEA = Load EA to register	10001101	mod reg r/m			3*	3*		The state of the s
LDS = Load pointer to DS	11000101	mod reg r/m	(mod≠11)		7*	21*	2	9,10,11
LES = Load pointer to ES	11000100						1979	-

Shaded areas indicate instructions not available in 8086, 88 microsystems.

					CLOCK	COUNT	COM	MENTS
FUNCTION	FORMAT				Real Address Mode	Protected Virtual Address Mode	Real Address Mode	Protected Virtual Address Mode
DATA TRANSFER (Continued)							PERMIT	LARTATA
LAHF Load AH with flags	10011111				2	2	Sult-herings	H ON STREET
SAHF = Store AH into flags	10011110				2	2	per of years	per visinga
PUSHF = Push flags	10011100	etab une			3	3	2	9
POPF = Pop flags	10011101	t-will			5	5	2,4	9,15
ARITHMETIC ADD = Add:		dgirt-t					totelunius,	a of mointel
Reg/memory with register to either	000000dw	mod reg r/m			2,7*	2,7*	2	9
Immediate to register/memory	100000sw	mod 0 0 0 r/m	data	data if s w = 01	3,7*	3,7*	2	9
Immediate to accumulator	0000010w	data	data if w = 1	Seem   garro	3	3	ggr of toral	per mantige
ADC = Add with carry:								mr9-7690
Reg/memory with register to either	000100dw	mod reg r/m	201 D	rison [1111]	2,7*	2,7*	2	9
Immediate to register/memory	100000sw	mod 0 1 0 r/m	data	data if s w = 01	3,7*	3,7*	2	9
Immediate to accumulator	0001010w	data	data if w = 1	tri i gin	3	3	: tota	eginant reg
INC = Increment:								
Register/memory	1111111w	mod 0 0 0 r/m			2,7*	2,7*	2	9
Register	01000 reg				2	2		OPH Pops
SUB = Subtract:								
Reg/memory and register to either	001010dw	mod reg r/m			2,7*	2,7*	2	9
Immediate from register/memory	100000sw	mod 1 0 1 r/m	data	data if s w = 01	3,7*	3,7*	2	9
Immediate from accumulator	0010110w	data	data if w = 1		3	3		
SBB = Subtract with borrow:								
Reg/memory and register to either	000110dw	mod reg _r/m			2,7*	2,7*	2	9
Immediate from register/memory	100000sw	mod 0 1 1 r/m	data	data if s w=01	3,7*	3,7*	2	9
Immediate from accumulator	0001110w	data	data if w = 1	] Last &	3	3	BAUGGUO DE	
DEC = Decrement								M HAIGHT OF A
Register/memory	1111111w	mod 0 0 1 r/m			2,7*	2,7*	2	9
Register	01001 reg				2	2		hos ettern
CMP = Compare							2017.00	ghic o Th
Register/memory with register	0011101w	mod reg r/m			2,6*	2,6*	2	9
Register with register/memory	0011100w	mod reg r/m		W. F. 9 F O	2,7*	2,7*	2	9
Immediate with register/memory	100000sw	mod 1 1 1 r/m	data	data if s w = 01	3,6*	3,6*	2	9
Immediate with accumulator	0011110w	data	data if w=1	in born   10118	3	3	teger of Al	10001 - AS
NEG = Change sign	1111011w	mod 0 1 1 r/m			2	7* 8	2	9
AAA = ASCII adjust for add	00110111	(190)			3	3	2 at remiss	blox = 83
DAA = Decimal adjust for add	00100111				3	3	an indicate	She Bobart



ET WISHINGO TOWNS IN THE				CLOCK	COUNT	COM	MENTS
FUNCTION	FORMAT		13	Real Address Mode	Protected Virtual Address Mode	Real Address Mode	Protected Virtual Address Mode
ARITHMETIC (Continued)					(54	unanoO) S	CERTAIN COM
AAS = ASCII adjust for subtract	00111111			3	3		dans with
DAS = Decimal adjust for subtract	00101111			3	3	leige bes	partem) ye
MUL = Multiply (unsigned):	1111011w mod100 r/m	smit 0.0 From		201	Moun	ro Lugariples	of otp bens
Register-Byte				13	13	10 - Tucks	of Atlabams
Register-Word Memory-Byte				16*	21 16*	2	9
Memory-Byte  Memory-Word				24*	24*	2	9
IMUL = Integer multiply (signed):	1111011w mod101 r/m			11.1	poinem) em	portos si	is stapping
Register-Byte				0 13	13	o a crea es	t stateau
Register-Word				21 16*	21 16*	2	9
Memory-Byte Memory-Word				24*	24*	2	9
IMUL - integer immediate multiply	011010s1 mod reg r/m	data data	aifs = 0	21,24*	21,24*	2	9
(signed)							
DIV = Divide (unsigned)	1111011w mod 110 r/m			080			
Register-Byte				14	14	6	6
Register-Word				22	22	6	6
Memory-Byte Memory-Word				17* 25*	17° 25°	2,6 2,6	6,9 6,9
IDIV = Integer divide (signed)	1111011w mod111 r/m			0.0		rsi muose,	and state to
Register-Byte				17	17	6	6
Register-Word				25	25	6	6
Memory-Byte Memory-Word				20*	20*	2,6	6,9 6,9
AAM = ASCII adjust for multiply	11010100 00001010			16	16	12,0	0,0
AAD = ASCII adjust for divide	11010101 00001010			14	14	now\olyd	and = 8840
CBW = Convert byte to word	10011000			2	2	o bunish di	601 = 000
CWD = Convert word to double word	10011001			012	2	ni bwi eng	- 800 miles
LOGIC Shift/Rotate instructions:					9.49		
Register/Memory by 1	1101000w mod TTT r/m			2,7*	2,7*	2	9
Register/Memory by CL	1101001w mod TTT r/m			5+n,8+n*	5+n,8+n*	2	9
Register/Memory by Count	1100000w mod TTT r/m	count		5+n,8+n*	5+n,8+n*	2	9
Q2 E2 70+0	ш	Instruction				CALL FE GAME	EGJ - 8198
6.6 8.8 ne+5	00					grate	116 = S.B
RZ RS MA→E	00			71		ginna	100.1-800
9.8 0.2 62+4	01	1 RCR		11		Cusasi	108-801
	10						MAN IS
	11	1 SAR		1			



2791501400 - 1- THUO575	0.10				CLOCK	CLOCK COUNT		COMMENTS	
FUNCTION	FORMAT				Real Address Mode	Protected Virtual Address Mode	Real Address Mode	Protected Virtual Address Mode	
ARITHMETIC (Continued)						47.60	remod), Of	THE PROPERTY.	
AND = And:				1500		tomirtue	al traffic A	SA-ENA	
Reg/memory and register to either	001000dw	mod reg r/m		1111	2,7*	2,7*	2	9	
Immediate to register/memory	1000000w	mod 1 0 0 r/m	data	data if w=1	3,7*	3,7*	2	9	
Immediate to accumulator	0010010w	data	data if w=1		3	3	61	Basisland	
TEST = And function to flags, no resu	it:						bit	N-Sarago A	
Register/memory and register	1000010w	mod reg r/m			2,6*	2,6*	2	9	
Immediate data and register/memory	1111011w	mod 0 0 0 r/m	data	data if w=1	3,6*	3,6*	2	9	
Immediate data and accumulator	1010100w	data	data if w=1		3	3	a)	S-resistar/	
OR=Or:								A PROFILEM	
Reg/memory and register to either	000010dw	mod reg r/m	]		2,7*	2,7*	2	9	
Immediate to register/memory	1000000w	mod 0 0 1 r/m	data	data if w=1	3,7*	3,7*	2	9	
Immediate to accumulator	0000110w	data	data if w=1		3	3			
XOR = Exclusive or:				and and the control			San Spiritually in	3.1	
Reg/memory and register to either	001100dw	mod reg r/m			2,7*	2,7*	2	9	
Immediate to register/memory	1000000w	mod 1 1 0 r/m	data	data if w = 1	3,7*	3,7*	2	9	
Immediate to accumulator	0011010w	data	data if w = 1	I thom with	3	3	i contain in	einte Vicil	
NOT = Invert register/memory	1111011w	mod 0 1 0 r/m			2,7*	2,7*	2	9	
STRING MANIPULATION:							610	iv-atalgari	
MOVS = Move byte/word	1010010w				5	5	2	9	
CMPS = Compare byte/word	1010011w			0000 0010	8	8	2	9	
SCAS = Scan byte/word	1010111w			0000 /010	7	7	2	8 9 14	
LODS = Load byte/wd to AL/AX	1010110w			0001	595	5	2	9	
STOS = Stor byte/wd from AL/A	1010101w			Four	3	3	2	9 9	
INS = Input byte/wd from DX port	0110110w				5	5	2	9,14	
OUTS = Output byte/wd to DX port	0110111W	48 687 42			5	5	2	9,14	
Repeated by count in CX				THE DESIGN WHILE O			AC GROUND		
MOV <sub>5</sub> = Move string	11110011	1010010w	] INV	Th bom   #100	5+4n	5+4n	2	9	
CMPS = Compare string	1111001z	1010011w			5+9n	5+9n	2,8	8,9	
SCAS = Scan string	1111001z	1010111w	000		5+8n	5+8n	2,8	8,9	
LODS = Load string	11110011	1010110w	0.0		5+4n	5+4n	2,8	8,9	
STOS = Store string	11110011	1010101w	7/0		4+3n	4+3n	2,8	8,9	
INS = Input string	11110011	0110110w			5+4n	5+4n	2	9,14	
OUTS = Output string	11110011	0110111W			5+4n	5+4n	2	9,14	



RTHINAGO.					CLOCK	COUNT	CON	IMENTS
FUNCTION	Protected Variet Address Wode	FORMAT			Real Address Mode	Protected Virtual Address Mode	Real Address Mode	Protected Virtual Address Mode
CONTROL TRANSFER						(beunthect)	INTERNA	az Jostmies
CALL = Call:					112FF0		scinupo no	ama = Slas
Direct within segment		11101000	disp-low	disp-high	7+m	7+m	2	18
Register/memory		11111111	mod 0 1 0 r/m		7 +m, 11+m*	7+m, 11+m*	2,8	8,9,18
indirect within segment			,		17 7 111, 17 1 111, 11	,	2,0 9,11	0,0,10
Direct intersegment		10011010	segment	offset	13+m	26+m	2	11,12,18
Protected Mode Only (Direc	t interseam	ent):	segment:	selector	11110 0 040	ia Ton Visupa 19 W	plad no one	A PARTAGE
Via call gate to same privile		Comet	30gmont.	Soloctor	1111	41+m	yinde ad y	8,11,12,18
Via call gate to different priv		no parameters			N 100 E	82+m		8,11,12,18
Via call gate to different priv						86 +4x+m	The state of the s	8,11,12,18
Via TSS	bem-t	S to ## 15.5			a karad	177+m	mile	8,11,12,18
Via task gate						182+m	ton no on	8,11,12,18
Indirect intersegment		11111111	mod 0 1 1 r/m	(mod≠11)	16+m	29+m*	2	8,9,11,12,18
Protected Mode Only (Indire Via call gate to same privile Via call gate to different priv Via call gate to different priv Via TSS Via task gate	ge level rilege level, r	no parameters			PORTO NO	44+m* 83+m* 90+4x+m* 180+m* 185+m*	Ton to qui Den no qui Pan ne qui	8,9,11,12,18 8,9,11,12,18 8,9,11,12,18 8,9,11,12,18 8,9,11,12,18
JMP = Unconditional jump:		7+mio/3			0 1110	tibo req var	IOTOTO SITE	F = Odrydw
Short/long		11101011	disp-low	data 1.0	7+m	7+m	ineso lom	18
Direct within segment		11101001	disp-low	disp-high	7+m	7+ m	ngia tona	18
Register/memory indirect with	nin segment	11111111	mod 1 0 0 r/m		7 + m, 11 + m*	7+m, 11+m*	2	9,18
Direct intersegment		11101010	segment	toffset	11+m	23+m	e sport in th	11,12,18
Protected Mode Only (Direc	t intersegm	ent):	segment:	selector	OFFE BOOK	Spring Ion slirlly o	out - High	CUNTAGE OF
Via call gate to same privile	ge level					38+m		8,11,12,18
Via TSS					O DITTO	175+m	ores XD no	8,11,12,18
Via task gate						180+m	100	8,11,12,18
Indirect intersegment		11111111	mod 1 0 1 r/m	(mod≠11)	15+m*	26+m*	2	8,9,11,12,18
Protected Mode Only (Indire Via call gate to same priviled Via TSS		ment):				41 + m* 178 + m*		8,9,11,12,18 8,9,11,12,18
Via task gate						183+m*	A COLUMN	8,9,11,12,1
RET = Return from CALL:		TARREST A						gumahri - Ti
Within segment		11000011	]		11+m	11+m	2	8,9,18
Within seg adding immed to S	Р	11000010	data-low	data-high	11+m	11+m	2	8,9,18
Intersegment		11001011		01	15+m	25+m	2	8,9,11,12,1
Intersegment adding immedia	te to SP	11001010	data-low	data-high	15+m		2	8,9,11,12,18
Protected Mode Only (RET):					2806 vs. eldeljava	ton auditorated	alsolant	agry, hohist
To different privilege level						55+m		9,11,12,18

					CLOCK	COUNT	CON	MENTS
FUNCTION LAST BASES ASSESSMENT AS	FORMAT				Real Address Mode	Protected Virtual Address Mode	Real Address Mode	Protected Virtual Address Mode
CONTROL TRANSFER (Continued)				THE ST			начен	ST JOSTN
JE/JZ=Jump on equal zero	01110100	disp			7+m or 3	7+m or 3		18
JL/JNGE = Jump on less/not greater or equal	01111100	disp	wol-gets		7+m or 3	7+m or 3		18
JLE/JNG = Jump on less or equal/not greater	01111110	disp	min oro		7+m or 3	7+m or 3		18
JB/JNAE = Jump on below/not above or equal	01110010	disp			7+m or 3	7+m or 3		18
JBE/JNA = Jump on below or equal/not above	01110110	disp	Amgua .		7+m or 3	7+m or 3		18
JP/JPE=Jump on parity/parity even	01111010	disp	nemgoa		7+m or 3	7+m or 3		18
JO = Jump on overflow	01110000	disp			7 + m or 3	7+m or 3		18
JS=Jump on sign	01111000	disp			7+ m or 3	7+m or 3		18
JNE/JNZ=Jump on not equal/not zero	01110101	disp			7+m or 3	7+m or 3		18
JNL/JGE = Jump on not less/greater or equal	01111101	disp	min tro		7+m or 3	7+m or 3		18
JNLE/JG = Jump on not less or equal/greater	01111111	disp			7+m or 3	7+m or 3		18
JNB/JAE = Jump on not below/above or equal	01110011	disp			7+m or 3	7+m or 3		18
JNBE/JA = Jump on not below or equal/above	01110111	disp			7+m or 3	7+m or 3		18
97,S1,17,0.8								one seed and
JNP/JPO = Jump on not par/par odd	01111011	disp	land back		7+m or 3	7+m or 3		18
JNO = Jump on not overflow	01110001	disp			7+m or 3	7+m or 3		18
JNS = Jump on not sign	01111001	disp			7 + m or 3	7+m or 3		18
LOOP = Loop CX times	11100010	disp	ma dor		8 + m or 4	8+m or 4		18
LOOPZ/LOOPE = Loop while zero/equal	11100001	disp	Shoke		8+m or 4	8+m or 4		18
LOOPNZ/LOOPNE = Loop while not zero/equal	11100000	disp	Tompse		8+m or 4	8+m or 4		18
JCXZ=Jump on CX zero	11100011	disp			8 + m or 4	8+m or 4		18
ENTER = Enter Procedure	11001000	data-low	data-high	L			2,8	8,9
L=0					11	- 11	2,8	8,9
L=1					15	15	2,8	8,9
E>1		1				16+4(L - 1)	2,8	8,9
LEAVE = Leave Procedure	11001001	The Waster			5	5	rom Cititis	arma North as Or
INT = Interrupt:		200						
Type specified	11001101	type			23+m		2,7,8	THE THE PERSON
Type 3	11001100				23+m		2,7,8	Service Control
INTO = Interrupt on overflow	11001110				24 + m or 3		2,6,8	Inormesia
					(3 if no interrupt)	(3 if no interrupt)		a freezyment



				CLO	CK COUNT	CO	MMENTS
FUNCTION	FORMAT			Real Address Mode	Protected Virtual Address Mode	Real Address Mode	Protected Virtual Address Mode
CONTROL TRANSFER (Continued)							
Protected Mode Only:  Via interrupt or trap gate to same privilege lev Via interrupt or trap gate to fit different privileg Via Task Gate					40+ m 78+ m 167+m		7,8,11,12,18 7,8,11,12,18 7,8,11,12,18
IRET = Interrupt return	11.001111			17+m	31+ m	2,4	8,9,11,12,15,18
Protected Mode Only: To different privilege level To different task (NT = 1)					55+m 169+m		8,9,11,12,15,18 8,9,11,12,18
BOUND = Detect value out of range	01,100010	mod reg r/m		13*	13* (Use INT clock count if exception 5)	2,6	6,8,9,11,12,18
PROCESSOR CONTROL							
CLC = Clear carry	11111000			2	2		
CMC = Complement carry	11110101			2	2		
STC = Set carry	11111001			2	2		
CLD = Clear direction	11111100			2	2	y abelia	
STD = Set direction	11111101	jens		2	2	en erach	ni esune besain
CLI = Clear interrupt	11111010			3	3		14
STI = Set interrupt	11111011			2	2		-14
HLT=Halt	11110100			2	2		13
WAIT = Wait	10011011			3	3		
LOCK = Bus lock prefix	11110000			0	0		14
CTS = Clear task switched flag	00001111	00000110		2	2	3	13
ESC = Processor Extension Escape	11011TTT	mod LLL r/m		9-20*	9-20*	5,8	8,17
	(TTT LLL are opc	code to processor	extension)				
SEG = Segment Override Prefix	001 reg 110		Markey (18)	0	0	E de la	
PROTECTION CONTROL							
LGDT = Load global descriptor table register	00001111	00000001	mod 0 1 0 r/m	11*	11*	2,3	9,13
SQDT = Store global descriptor table register	00001111	00000001	mod 0 0 0 r/m	11*	11*	2,3	9
LIDT = Load interrupt descriptor table register	00001111	00000001	mod 0 1 1 r/m	12*	12*	2,3	9,13
SIDT = Store Interrupt descriptor table register	00001111	00000001	mod 0 0 1 r/m	12*	12*	2,3	9
LLDT = Load local descriptor table register from register memory	00001111	00000000	mod 0 1 0 r/m		17,19*	1	9,11,13
SLDT = Store local descriptor table register to register/memory	00001111	00000000	mod 0 0 0 r/m		2,3*	1	9



					CLOCK COUNT		COMMENTS	
FUNCTION heri	FORMAT			TAM	Real Address Mode	Protected Virtual Address Mode	Real Address Mode	Protected Virtual Address Mode
PROTECTION CONTROL (Continued)						-bayesen		THE STATE
LTR = Local task register from register/memory	00001111	00000000	mod 0 1 1 r/r	m		17,19*	1	9,11,13
STR = Store task register to register memory	00001111	00000000	mod 0 0 1 r/r	m		2,3*	1	9
LMSW = Load machine status word from register/memory	00001111	00000001	mod 1 1 0 r/r	m	3,6*	3,6*	2,3	9,13
SMSW = Store machine status word	00001111	00000001	mod 1 0 0 r/r	m	2,3*	2,3*	2,3	9
LAR = Load access rights from register/memory	00001111	00000010	mod reg r/r	m		14,16*	1	9,11,16
LSL = Load segment limit from register/memory	00001111	00000011	mod reg r/r	m		14,16*	1	9,11,16
ARPL = Adjust requested privilege level: from register/memory		01100011	mod reg r/m	n		10*,11*	2	8,9
VERR = Verify read access: register/memory	00001111	00000000	mod 1 0 0 r/m	n		14,16*	1	9,11,16
VERR = Verify write access:	00001111	00000000	mod 1 0 1 r/m			14,16*	4	9,11,16



#### **Footnotes**

The Effective Address (EA) of the memory operand is computed according to the mod and r/m fields:

if mod = 11 then r/m is treated as a REG field if mod = 00 then DISP = 0\*, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16 bits, disp-high is absent

if mod = 10 then DISP = disp-high: disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP if r/m = 010 then EA = (BP) + (SI) + DISP

if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 100 then EA = (SI) + DISP

if r/m = 101 then EA = (DI) + DISP

if r/m = 110 then EA = (BP) + DISP\*

if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

\*except if mod = 00 and r/m = 110 then EQ = disp-high: disp-low.

#### SEGMENT OVERRIDE PREFIX

0 0 1 reg 1 1 0

reg is assigned according to the following:

Segmen						
reg	Register					
00	ES					
01	CS					
10	SS					
11	DC					

REG is assigned according to the following table:

16-Bit (v	v = 1	8-Bit (1	w = 0
000	AX	000	AL
001	CX	001	CL
010	DX	010	DL
011	BX	011	BL
100	SP	100	AH
101	BP	101	CH
110	SI	110	DH
111	DI	111	BH

The physical addresses of all operands addressed by the BP register are computed using the SS segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.

### **DATA SHEET REVISION REVIEW**

The following list represents key differences between this and the -002 data sheet. Please review this summary carefully.

- The test conditions in the A.C. Characteristics table has been changed.
- The "Typical I<sub>CC</sub> vs Frequency for Different Output Loads" graph has been modified.
- The maximum ambient temperature (T<sub>A</sub>) vs. various airflows has been updated.
- Deleted the 82C284 and 82C288 A.C. Characteristics tables.
- 5. "PRELIMINARY" status was removed from the datasheet.

# MANAGEMENT AND PROTECTION

(80286-12, 80286-10, 80286-8)

- **High Performance HMOS III Technology**
- Large Address Space:
  - 16 Megabytes Physical— 1 Gigabyte Virtual per Task
- Integrated Memory Management, Four-Level Memory Protection and Support for Virtual Memory and Operating Systems
- High Bandwidth Bus Interface (12.5 Megabyte/Sec)
- Industry Standard O.S. Support: — MS-DOS\*, UNIX\*\*, XENIX\*, iRMX®
- Optional Processor Extension:
   80287 High Performance 80-bit
   Numeric Data Processor

- Two 8086 Upward Compatible
  Operating Modes:
  - 8086 Real Address Mode
  - Protected Virtual Address Mode
- Complete System Development Support:
  - Assembler, PL/M, Pascal and FORTRAN
- Available in:
  - 68-Pin PLCC (Plastic Leaded Chip Carrier)
  - 68-Pin PGA (Pin Grid Array)

(See Packaging Spec., Order #231369)

The 80286 is an advanced, high-performance microprocessor with specially optimized capabilities for multiple user and multi-tasking systems. The 80286 has built-in memory protection that supports operating system and task isolation as well as program and data privacy within tasks. A 12.5 MHz 80286 provides six times or more throughput than the standard 5 MHz 8086. The 80286 includes memory management capabilities that map 2<sup>30</sup> (one gigabyte) of virtual address space per task into 2<sup>24</sup> bytes (16 megabytes) of physical memory.

The 80286 is upward compatible with 8086 and 88 software. Using 8086 real address mode, the 80286 is object code compatible with existing 8086, 88 software. In protected virtual address mode, the 80286 is source code compatible with 8086, 88 software and may require upgrading to use virtual addresses supported by the 80286's integrated memory management and protection mechanism. Both modes operate at full 80286 performance and execute a superset of the 8086 and 88 instructions.

The 80286 provides special operations to support the efficient implementation and execution of operating systems. For example, one instruction can end execution of one task, save its state, switch to a new task, load its state, and start execution of the new task. The 80286 also supports virtual memory systems by providing a segment-not-present exception and restartable instructions.

- \*XENIX and MS-DOS are trademarks of Microsoft Corp.
- \*\*UNIX is a trademark of UNIX Systems Laboratories.




Figure 1. 80286 Internal Block Diagram






Figure 2. 80286 Pin Configuration



Table 1. Pin Description

The following pin function descriptions are for the 80286 microprocessor:

Symbol	Туре			Name	and Funct	ion			
CLK	THE CASE	inside the 80286	to generate the	processo	or clock. The	r 80286 systems. It is divided by two e internal divide-by-two circuitry can _OW to HIGH transition on the RESET			
D <sub>15</sub> -D <sub>0</sub>	1/0	outputs data duri	DATA BUS inputs data during memory, I/O, and interrupt acknowledge read cycles; outputs data during memory and I/O write cycles. The data bus is active HIGH and floats to 3-state OFF during bus hold acknowledge.						
A <sub>23</sub> -A <sub>0</sub>	0	to be transferred	<b>ADDRESS BUS</b> outputs physical memory and I/O port addresses. A0 is LOW when data is to be transferred on pins $D_{7-0}$ . $A_{23}$ – $A_{16}$ are LOW during I/O transfers. The address bus is active HIGH and floats to 3-state OFF during bus hold acknowledge.						
BHE	0	Eight-bit oriented BHE to condition	BUS HIGH ENABLE indicates transfer or data on the upper byte of the data bus. Eight-bit oriented devices assigned to the upper byte of the data bus would norma BHE to condition chip select functions. BHE is active LOW and floats to 3-state O bus hold acknowledge.						
			JE 1800	BHE and	d A0 Encod	dings			
81		BHE Value	A0 Value	100		Function			
08-685015		0 1 1	0 0 Word transfer 0 1 Byte transfer on upper half of data bus (D <sub>15</sub> -D <sub>8</sub> )						
<u>S1, S0</u>	0	INTA, defines the	type of bus cy ctive LOW and	cle. The b float to 3-s	us is in a T <sub>s</sub> state OFF d	cle and, along with M/IO and COD/ s state whenever one or both are LOV uring bus hold acknowledge.			
600					Definition				
G#		COD/INTA	M/IO	S1	S0	Bus Cycle Initiated			
200° 200° 200° 200° 200° 200° 200° 200°		0 (LOW) 0 0 0 0 0	0 0 0 0 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0 1	Interrupt acknowledge Will not occur Will not occur None; not a status cycle IF A1 = 1 then halt; else shutdow Memory data read Memory data write None; not a status cycle			
e-caspes		1 (HIGH) 1 1 1 1 1 1	0 0 0 0 1 1 1 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0	Will not occur I/O read I/O write None; not a status cycle Will not occur Memory instruction read Will not occur			
		1	1	1	1	None; not a status cycle			
M/IO	0	memory cycle or	a halt/shutdov	vn cycle is	in progress	s from I/O access. If HIGH during T <sub>s</sub> , s. If LOW, an I/O cycle or an interrupt ate OFF during bus hold acknowledge			
COD/INTA	0	CODE/INTERRU	JPT ACKNOW Also distinguis	LEDGE dis	stinguishes upt acknow	instruction fetch cycles from memory ledge cycles from I/O cycles. COD/ dge. Its timing is the same as M/IO.			
LOCK	0	BUS LOCK indic bus for the currer by the "LOCK" in	ates that other nt and the follon struction prefix rupt acknowle	system bu wing bus c or autom dge, or des	us masters a cycle. The L atically by 8 scriptor tabl	are not to gain control of the system OCK signal may be activated explicitl 30286 hardware during memory XCH0 le access. LOCK is active LOW and			
READY	1	BUS READY term by READY LOW.	minates a bus of READY is an a	cycle. Bus	cycles are o	extended without limit until terminated ous input requiring setup and hold operation. READY is ignored during			



Table 1. Pin Description (Continued)

Symbol	Туре	Name and Function
HOLD I O		the 80286 local bus. The HOLD input allows another local bus master to request control of the local bus. When control is granted, the 80286 will float its bus drivers to 3-state OFF and then activate HLDA, thus entering the bus
INTR T323F no no no not not not not not not not no	eddress, occults other or observation of the service of the servic	INTERRUPT REQUEST requests the 80286 to suspend its current program execution and service a pending external request. Interrupt requests are masked whenever the interrupt enable bit in the flag word is cleared. When the 80286 responds to an interrupt request, it performs two interrupt acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the interrupt. To assure program interruption, INTR must remain active until the first interrupt acknowledge cycle is completed. INTR is sampled at the beginning of each processor cycle and must be active HIGH at least two processor cycles before the current instruction ends in order to interrupt before the next instruction. INTR is level sensitive, active HIGH, and may be asynchronous to the system clock.
NMI serffense of sucon Jeum sorkolegie VS	the phase sympte by Structure of the structure of the structure of the structure of the structure of the str	NON-MASKABLE INTERRUPT REQUEST interrupts the 80286 with an internally supplied vector value of 2. No interrupt acknowledge cycles are performed. The interrupt enable bit in the 80286 flag word does not affect this input. The NMI input is active HIGH, may be asynchronous to the system clock, and is edge triggered after internal synchronization. For proper recognition, the input must have been previously LOW for at least four system clock cycles and remain HIGH for at least four system clock cycles.
PEREQ PEACK	ones and stated grant tolers as a large free free free free free free free f	PROCESSOR EXTENSION OPERAND REQUEST AND ACKNOWLEDGE extend the memory management and protection capabilities of the 80286 to processor extensions. The PEREQ input requests the 80286 to perform a data operand transfer for a processor extension. The PEACK output signals the processor extension when the requested operand is being transferred. PEREQ is active HIGH and floats to 3-state OFF during bus hold acknowledge. PEACK may be asynchronous to the system clock. PEACK is active LOW.
BUSY ERROR	1	PROCESSOR EXTENSION BUSY AND ERROR indicate the operating condition of a processor extension to the 80286. An active BUSY input stops 80286 program execution on WAIT and some ESC instructions until BUSY becomes inactive (HIGH). The 80286 may be interrupted while waiting for BUSY to become inactive. An active ERROR input causes the 80286 to perform a processor extension interrupt when executing WAIT or some ESC instructions. These inputs are active LOW and may be asynchronous to the system clock. These inputs have internal pull-up resistors.



Table 1. Pin Description (Continued)

Symbol	Туре	Paris principl	Name and Function
RESET SERVICES OF A SERVICES O	DROWLLOSE construction local particle granted, the colorate HLDA, this	The 80286 may be reinitian RESET which remains ac	he internal logic of the 80286 and is active HIGH. alized at any time with a LOW to HIGH transition on tive for more than 16 system clock cycles. During pins of the 80286 enter the state shown below:
	us will remain gran	acol em modibnos eçès 80	0286 Pin State During Reset
	TEST TOT W SYEDS IN	Pin Value	Pin Names
	may be asynchrone	1 (HIGH) 0 (LOW) 3-state OFF	SO, ST, PEACK, A23-A0, BHE, LOCK M/IO, COD/INTA, HLDA (Note 1) D <sub>15</sub> -D <sub>0</sub>
ens aleaupen ned W. beneto faundin strament in de	it in the flag word assi, it performs aware in performs awaren in intercept in intercept in intercept in intercept in a contract	The HIGH to LOW transit clock. Approximately 38 of required by the 80286 for fetch code from the power A LOW to HIGH transition end a processor cycle at clock. The LOW to HIGH system clock; however, ir of the processor clock will Synchronous LOW to HIGH.	egins after a HIGH to LOW transition on RESET. ion of RESET must be synchronous to the system CLK cycles from the trailing edge of RESET are internal initialization before the first bus cycle, to er-on execution address, occurs. In of RESET synchronous to the system clock will the second HIGH to LOW transition of the system transition of RESET may be asynchronous to the in this case it cannot be predetermined which phase III occur during the next system clock period. GH transitions of RESET are required only for ssor clock must be phase synchronous to another
V <sub>SS</sub> materials and a	the asylchronous	SYSTEM GROUND: 0 Vo	olts.
Vcc	Accepting Menys	SYSTEM POWER: +5 V	olt Power Supply.
CAP SPICOS  BOOS PROMICE of 88508 ent to a a money of 6 alenge Righty X bettelanet on blod at XCASR septe	at four relation clock of the capabilities of	be connected between the the internal substrate bias is allowed through the cap For correct operation of this capacitor to its opera milliseconds (max.) after parameters. RESET may during this time. After this	APACITOR: a 0.047 $\mu$ F $\pm$ 20% 12V capacitor must his pin and ground. This capacitor filters the output of significant generator. A maximum DC leakage current of 1 $\mu$ A pacitor. He 80286, the substrate bias generator must charge ting voltage. The capacitor chargeup time is 5 V <sub>CC</sub> and CLK reach their specified AC and DC be applied to prevent spurious activity by the CPU time, the 80286 processor clock can be clock by pulsing RESET LOW synchronous to the

#### NOTE:

1. HLDA is only Low if HOLD is inactive (Low).



#### **FUNCTIONAL DESCRIPTION**

#### Introduction

The 80286 is an advanced, high-performance micro-processor with specially optimized capabilities for multiple user and multi-tasking systems. Depending on the application, a 12.5 MHz 80286's performance is up to six times faster than the standard 5 MHz 8086's, while providing complete upward software compatibility with Intel's 8086, 88, and 186 family of CPU's.

The 80286 operates in two modes: 8086 real address mode and protected virtual address mode. Both modes execute a superset of the 8086 and 88 instruction set.

In 8086 real address mode programs use real addresses with up to one megabyte of address space. Programs use virtual addresses in protected virtual address mode, also called protected mode. In protected mode, the 80286 CPU automatically maps 1 gigabyte of virtual addresses per task into a 16 megabyte real address space. This mode also provides memory protection to isolate the operating system and ensure privacy of each tasks' programs and data. Both modes provide the same base instruction set, registers, and addressing modes.

The following Functional Description describes first, the base 80286 architecture common to both modes, second, 8086 real address mode, and third, protected mode.

### **80286 BASE ARCHITECTURE**

The 8086, 88, 186, and 286 CPU family all contain the same basic set of registers, instructions, and addressing modes. The 80286 processor is upward compatible with the 8086, 8088, and 80186 CPU's.

## **Register Set**

The 80286 base architecture has fifteen registers as shown in Figure 3. These registers are grouped into the following four categories:

General Registers: Eight 16-bit general purpose registers used to contain arithmetic and logical operands. Four of these (AX, BX, CX, and DX) can be used either in their entirety as 16-bit words or split into pairs of separate 8-bit registers.

Segment Registers: Four 16-bit special purpose registers select, at any given time, the segments of memory that are immediately addressable for code, stack, and data. (For usage, refer to Memory Organization.)

Base and Index Registers: Four of the general purpose registers may also be used to determine offset addresses of operands in memory. These registers may contain base addresses or indexes to particular locations within a segment. The addressing mode determines the specific registers used for operand address calculations.

Status and Control Registers: The 3 16-bit special purpose registers in figure 3A record or control certain aspects of the 80286 processor state including the Instruction Pointer, which contains the offset address of the next sequential instruction to be executed.




Figure 3. Register Set






Figure 3a. Status and Control Register Bit Functions

## **Flags Word Description**

The Flags word (Flags) records specific characteristics of the result of logical and arithmetic instructions (bits 0, 2, 4, 6, 7, and 11) and controls the operation of the 80286 within a given operating mode (bits 8 and 9). Flags is a 16-bit register. The function of the flag bits is given in Table 2.

#### Instruction Set

The instruction set is divided into seven categories: data transfer, arithmetic, shift/rotate/logical, string manipulation, control transfer, high level instructions, and processor control. These categories are summarized in Figure 4.

An 80286 instruction can reference zero, one, or two operands; where an operand resides in a register, in the instruction itself, or in memory. Zero-operand instructions (e.g. NOP and HLT) are usually one byte long. One-operand instructions (e.g. INC and DEC) are usually two bytes long but some are encoded in only one byte. One-operand instructions may reference a register or memory location. Two-operand instructions permit the following six types of instruction operations:

- -Register to Register
- -Memory to Register
- -Immediate to Register
- -Memory to Memory
- —Register to Memory
- -Immediate to Memory

**Table 2. Flags Word Bit Functions** 

Bit Position	Name	Function	
ord Orsus	CF	Carry Flag—Set on high-order bit carry or borrow; cleared otherwise	
2 ol elled des.	PF Image 6 Image 18	Parity Flag—Set if low-order 8 bits of result contain an even number of 1-bits; cleared otherwise	
tani andin	AF	Set on carry from or borrow to the low order four bits of AL; cleared otherwise	
6	ZF	Zero Flag—Set if result is zero; cleared otherwise	
7	SF	Sign Flag—Set equal to high-order bit of result (0 if positive, 1 if negative	
issinoo ila	OF	Overflow Flag—Set if result is a too large positive number or a too-smal negative number (excluding sign-bit to fit in destination operand; cleared otherwise	
8	TF	Single Step Flag—Once set, a single step interrupt occurs after the next instruction executes. TF is cleared by the single step interrupt.	
9	IF 1000	Interrupt-enable Flag—When set, maskable interrupts will cause the CPU to transfer control to an interrupt vector specified location.	
10	DF	Direction Flag—Causes string instructions to auto decrement the appropriate index registers when set. Clearing DF causes auto increment.	



Two-operand instructions (e.g. MOV and ADD) are usually three to six bytes long. Memory to memory operations are provided by a special class of string instructions requiring one to three bytes. For detailed instruction formats and encodings refer to the instruction set summary at the end of this document.

For detailed operation and usage of each instruction, see Appendix of 80286 Programmer's Reference Manual (Order No. 210498)

G	ENERAL PURPOSE
MOV	Move byte or word
PUSH	Push word onto stack
POP	Pop word off stack
PUSHA	Push all registers on stack
POPA	Pop all registers from stack
XCHG	Exchange byte or word
XLAT	Translate byte
7 100	INPUT/OUTPUT
IN	Input byte or word
OUT	Output byte or word
	ADDRESS OBJECT
LEA	Load effective address
LDS	Load pointer using DS
LES	Load pointer using ES
es enugues se	FLAG TRANSFER
LAHF	Load AH register from flags
SAHF	Store AH register in flags
PUSHF	Push flags onto stack
POPF	Pop flags off stack

Figure 4a. Data Transfer Instructions

MOVS	Move byte or word string
INS	Input bytes or word string
OUTS	Output bytes or word string
CMPS	Compare byte or word string
SCAS	Scan byte or word string
LODS	Load byte or word string
STOS	Store byte or word string
REP	Repeat
REPE/REPZ	Repeat while equal/zero
REPNE/REPNZ	Repeat while not equal/not zero

Figure 4c. String Instructions

	ADDITION
ADD	Add byte or word
ADC	Add byte or word with carry
INC	Increment byte or word by 1
AAA	ASCII adjust for addition
DAA	Decimal adjust for addition
	SUBTRACTION
SUB	Subtract byte or word
SBB	Subtract byte or word with borrow
DEC	Decrement byte or word by 1
NEG	Negate byte or word
CMP	Compare byte or word
AAS	ASCII adjust for subtraction
DAS	Decimal adjust for subtraction
thy odd	MULTIPLICATION
MUL	Multiple byte or word unsigned
IMUL	Integer multiply byte or word
AAM	ASCII adjust for multiply
	DIVISION
DIV	Divide byte or word unsigned
IDIV	Integer divide byte or word
AAD	ASCII adjust for division
CBW	Convert byte to word
CWD	Convert word to doubleword

Figure 4b. Arithmetic Instructions

	LOGICALS
NOT	"Not" byte or word
AND	"And" byte or word
OR	"Inclusive or" byte or word
XOR	"Exclusive or" byte or word
TEST	"Test" byte or word
e politica esta es	SHIFTS
SHL/SAL	Shift logical/arithmetic left byte or word
SHR	Shift logical right byte or word
SAR Shift arithmetic right byte or word	
	ROTATES
ROL	Rotate left byte or word
ROR	Rotate right byte or word
RCL	Rotate through carry left byte or word
RCR	Rotate through carry right byte or word

Figure 4d. Shift/Rotate Logical Instructions



C	ONDITIONAL TRANSFERS	UNCONDITION	ONAL TRANSFERS
JA/JNBE	Jump if above/not below nor equal	CALL	Call procedure
JAE/JNB	Jump if above or equal/not below	RET	Return from procedure
JB/JNAE	Jump if below/not above nor equal	JMP	Jump
JBE/JNA	Jump if below or equal/not above	and of fais decument	edt tá viemmus tee notau
JC	Jump if carry	ITERATI	ON CONTROLS
JE/JZ	Jump if equal/zero	- outlant riose to egal	u bna noderago beliateb
JG/JNLE	Jump if greater/not less nor equal	LOOP	Loop
JGE/JNL	Jump if greater or equal/not less	LOOPE/LOOPZ	Loop if equal/zero
JL/JNGE	Jump if less/not greater nor equal	LOOPNE/LOOPNZ	Loop if not equal/not zero
JLE/JNG	Jump if less or equal/not greater	JCXZ	Jump if register CX = 0
JNC	Jump if not carry	SIGNIE ONO DI	Dalaneur Ticlor
JNE/JNZ Jump if not equal/not zero		INTERRUPTS	
JNO	Jump if not overflow		riis and . Aging
JNP/JPO	Jump if not parity/parity odd	INT	Interrupt
JNS	Jump if not sign	INTO	Interrupt if overflow
JO	Jump if overflow	IRET	Interrupt return
JP/JPE	Jump if parity/parity even	10	TUUATURU
JS	Jump if sign	biaw to a	NA MARINE

Figure 4e. Program Transfer Instructions

	FLAG OPERATIONS	
STC	Set carry flag	
CLC	Clear carry flag	
CMC	Complement carry flag	
STD	Set direction flag	
CLD	Clear direction flag	
STI	Set interrupt enable flag	
CLI	Clear interrupt enable flag	
EXT	ERNAL SYNCHRONIZATION	
HLT	Halt until interrupt or reset	
WAIT	Wait for BUSY not active	
ESC	Escape to extension processor	
LOCK	Lock bus during next instruction	
ON TO STATE OF	NO OPERATION	
NOP	No operation	
EXECUT	TION ENVIRONMENT CONTROL	
LMSW	Load machine status word	
SMSW	Store machine status word	


**Figure 4f. Processor Control Instructions** 

ENTER	Format stack for procedure entry
LEAVE	Restore stack for procedure exit
BOUND	Detects values outside prescribed range

Figure 4g. High Level Instructions

## **Memory Organization**

Memory is organized as sets of variable length segments. Each segment is a linear contiguous sequence of up to 64K (2<sup>16</sup>) 8-bit bytes. Memory is addressed using a two component address (a pointer) that consists of a 16-bit segment selector, and a 16-bit offset. The segment selector indicates the desired segment in memory. The offset component indicates the desired byte address within the segment.



**Figure 5. Two Component Address** 



**Table 3. Segment Register Selection Rules** 

Memory Reference Needed	Segment Register Used	Implicit Segment Selection Rule
Instructions	Code (CS)	Automatic with instruction prefetch
Stack	Stack (SS)	All stack pushes and pops. Any memory reference which uses BP as a base register.
Local Data	Data (DS)	All data references except when relative to stack or string destination
External (Global) Data	Extra (ES)	Alternate data segment and destination of string operation

All instructions that address operands in memory must specify the segment and the offset. For speed and compact instruction encoding, segment selectors are usually stored in the high speed segment registers. An instruction need specify only the desired segment register and an offset in order to address a memory operand.

Most instructions need not explicitly specify which segment register is used. The correct segment register is automatically chosen according to the rules of Table 3. These rules follow the way programs are written (see Figure 6) as independent modules that require areas for code and data, a stack, and access to external data areas.

Special segment override instruction prefixes allow the implicit segment register selection rules to be overridden for special cases. The stack, data, and extra segments may coincide for simple programs. To access operands not residing in one of the four immediately available segments, a full 32-bit pointer or a new segment selector must be loaded.

## **Addressing Modes**

The 80286 provides a total of eight addressing modes for instructions to specify operands. Two addressing modes are provided for instructions that operate on register or immediate operands:

Register Operand Mode: The operand is located in one of the 8 or 16-bit general registers.

Immediate Operand Mode: The operand is included in the instruction.

Six modes are provided to specify the location of an operand in a memory segment. A memory operand address consists of two 16-bit components: segment selector and offset. The segment selector is supplied by a segment register either implicitly chosen by the addressing mode or explicitly chosen by a segment override prefix. The offset is calculated by summing any combination of the following three address elements:

the **displacement** (an 8 or 16-bit immediate value contained in the instruction)

the **base** (contents of either the BX or BP base registers)




Figure 6. Segmented Memory Helps
Structure Software

the index (contents of either the SI or DI index registers)

Any carry out from the 16-bit addition is ignored. Eight-bit displacements are sign extended to 16-bit values.

Combinations of these three address elements define the six memory addressing modes, described below.

**Direct Mode:** The operand's offset is contained in the instruction as an 8 or 16-bit displacement element.

Register Indirect Mode: The operand's offset is in one of the registers SI, DI, BX, or BP.

Based Mode: The operand's offset is the sum of an 8 or 16-bit displacement and the contents of a base register (BX or BP).



Indexed Mode: The operand's offset is the sum of an 8 or 16-bit displacement and the contents of an index register (SI or DI).

Based Indexed Mode: The operand's offset is the sum of the contents of a base register and an index register.

Based Indexed Mode with Displacement: The operand's offset is the sum of a base register's contents, an index register's contents, and an 8 or 16-bit displacement.

## **Data Types**

The 80286 directly supports the following data types:

Integer:

A signed binary numeric value contained in an 8-bit byte or a 16-bit word. All operations assume a 2's complement representation. Signed 32 and 64-bit integers are supported using the Numeric Data Processor, the 80287.

Ordinal:

An unsigned binary numeric value contained in an 8-bit byte or 16-bit

word.

Pointer:

A 32-bit quantity, composed of a segment selector component and an offset component. Each component

is a 16-bit word.

String

A contiguous sequence of bytes or words. A string may contain from 1

byte to 64K bytes.

ASCII:

A byte representation of alphanumeric and control characters using the ASCII standard of character rep-

resentation.

BCD:

A byte (unpacked) representation of the decimal digits 0-9.

Packed BCD: A byte (packed) representation of two decimal digits 0-9 storing one

digit in each nibble of the byte.

Floating Point: A signed 32, 64, or 80-bit real number representation. (Floating point operands are supported using the

80287 Numeric Processor).

Figure 7 graphically represents the data types supported by the 80286.

## I/O Space

The I/O space consists of 64K 8-bit or 32K 16-bit ports. I/O instructions address the I/O space with either an 8-bit port address, specified in the instruction, or a 16-bit port address in the DX register. 8-bit port addresses are zero extended such that A<sub>15</sub>-A<sub>8</sub> are LOW. I/O port addresses 00F8(H) through 00FF(H) are reserved.




Figure 7. 80286 Supported Data Types

Function brown as a grant and	Interrupt Number	Related Instructions	Does Return Address Point to Instruction Causing Exception?
Divide error exception	0	DIV, IDIV	Yes
Single step interrupt	1	All and assed and node	otten the next instead
NMI interrupt	2	INT 2 or NMI pin	eriT. It to totoev belique
Breakpoint interrupt	3	INT 3	ecting IV. bit and transfer
INTO detected overflow exception	4	INTO	No
BOUND range exceeded exception	5	BOUND	Yes Yes
Invalid opcode exception	6	Any undefined opcode	Yes de Anna
Processor extension not available exception	7	ESC or WAIT	Yes
Intel reserved-do not use	8-15	of term set the trilog of 9	ddress, and satting CS.
Processor extension error interrupt	16	ESC or WAIT	increase and to necession
Intel reserved-do not use	17-31	reimpt handler is execu	struction of the nument i
User defined	32-255	THE BIST WYGINGHIS BY CHEEK	O. 1819 ISSI BESTUDE DECK no conviced

### **Interrupts**

An interrupt transfers execution to a new program location. The old program address (CS:IP) and machine state (Flags) are saved on the stack to allow resumption of the interrupted program. Interrupts fall into three classes: hardware initiated, INT instructions, and instruction exceptions. Hardware initiated interrupts occur in response to an external input and are classified as non-maskable or maskable. Programs may cause an interrupt with an INT instruction. Instruction exceptions occur when an unusual condition, which prevents further instruction processing, is detected while attempting to execute an instruction. The return address from an exception will always point at the instruction causing the exception and include any leading instruction prefixes.

A table containing up to 256 pointers defines the proper interrupt service routine for each interrupt. Interrupts 0–31, some of which are used for instruction exceptions, are reserved. For each interrupt, an 8-bit vector must be supplied to the 80286 which identifies the appropriate table entry. Exceptions supply the interrupt vector internally. INT instructions contain or imply the vector and allow access to all 256 interrupts. Maskable hardware initiated interrupts supply the 8-bit vector to the CPU during an interrupt acknowledge bus sequence. Non-maskable hardware interrupts use a predefined internally supplied vector.

#### MASKABLE INTERRUPT (INTR)

The 80286 provides a maskable hardware interrupt request pin, INTR. Software enables this input by setting the interrupt flag bit (IF) in the flag word. All 224 user-defined interrupt sources can share this input, yet they can retain separate interrupt handlers. An 8-bit vector read by the CPU during the interrupt acknowledge sequence (discussed in System Interface section) identifies the source of the interrupt.

Further maskable interrupts are disabled while servicing an interrupt by resetting the IF bit as part of the response to an interrupt or exception. The saved flag word will reflect the enable status of the processor prior to the interrupt. Until the flag word is restored to the flag register, the interrupt flag will be zero unless specifically set. The interrupt return instruction includes restoring the flag word, thereby restoring the original status of IF.

#### NON-MASKABLE INTERRUPT REQUEST (NMI)

A non-maskable interrupt input (NMI) is also provided. NMI has higher priority than INTR. A typical use of NMI would be to activate a power failure routine. The activation of this input causes an interrupt with an internally supplied vector value of 2. No external interrupt acknowledge sequence is performed.

While executing the NMI servicing procedure, the 80286 will service neither further NMI requests, INTR requests, nor the processor extension segment overrun interrupt until an interrupt return (IRET) instruction is executed or the CPU is reset. If NMI occurs while currently servicing an NMI, its presence will be saved for servicing after executing the first IRET instruction. IF is cleared at the beginning of an NMI interrupt to inhibit INTR interrupts.



#### SINGLE STEP INTERRUPT

The 80286 has an internal interrupt that allows programs to execute one instruction at a time. It is called the single step interrupt and is controlled by the single step flag bit (TF) in the flag word. Once this bit is set, an internal single step interrupt will occur after the next instruction has been executed. The interrupt clears the TF bit and uses an internally supplied vector of 1. The IRET instruction is used to set the TF bit and transfer control to the next instruction to be single stepped.

## **Interrupt Priorities**

When simultaneous interrupt requests occur, they are processed in a fixed order as shown in Table 5. Interrupt processing involves saving the flags, return address, and setting CS:IP to point at the first instruction of the interrupt handler. If other interrupts remain enabled they are processed before the first instruction of the current interrupt handler is executed. The last interrupt processed is therefore the first one serviced.

**Table 5. Interrupt Processing Order** 

Order	Interrupt	
ot narydle	Instruction exception	
2	Single step	
3	NMI	
4	Processor extension segment overrun	
5	her maskable interrupts are STALTER	
6	INT instruction	

#### **Initialization and Processor Reset**

Processor initialization or start up is accomplished by driving the RESET input pin HIGH. RESET forces the 80286 to terminate all execution and local bus activity. No instruction or bus activity will occur as long as RESET is active. After RESET becomes inactive and an internal processing interval elapses, the 80286 begins execution in real address mode with the instruction at physical location FFFFF0(H). RESET also sets some registers to predefined values as shown in Table 6.

Table 6, 80286 Initial Register State after RESET

Flag word	0002(H)
Machine Status Word	FFF0(H)
Instruction pointer	FFF0(H)
Code segment	F000(H)
Data segment	0000(H)
Extra segment	0000(H)
Stack segment	0000(H)

HOLD must not be active during the time from the leading edge of RESET to 34 CLKs after the trailing edge of RESET.

## **Machine Status Word Description**

The machine status word (MSW) records when a task switch takes place and controls the operating mode of the 80286. It is a 16-bit register of which the lower four bits are used. One bit places the CPU into protected mode, while the other three bits, as shown in Table 7, control the processor extension interface. After RESET, this register contains FFF0(H) which places the 80286 in 8086 real address mode.

**Table 7. MSW Bit Functions** 

Bit Position Name		Function		
O Mangong	PE	Protected mode enable places the 80286 into protected mode and cannot be cleared except by RESET.		
woll at the algun ounteni	MP	Monitor processor extension allows WAIT instructions to cause a processor extension not present exception (number 7).		
one <sup>2</sup> up one <sup>3</sup> sic outlant loughnu	EM	Emulate processor extension causes a processor extension not present exception (number 7) on ESC instructions to allow emulating a processor extension.		
na enine noliquesa -xe oru sexilang	TS	Task switched indicates the next instruction using a processor extension will cause exception 7, allowing software to test whether the current processor extension context belongs to the current task.		

The LMSW and SMSW instructions can load and store the MSW in real address mode. The recommended use of TS, EM, and MP is shown in Table 8.

Table 8. Recommended MSW Encodings For Processor Extension Control

TS	MP	EM	Recommended Use	Instructions Causing Exception 7
0	0	0	Initial encoding after RESET. 80286 operation is identical to 8086, 88.	None
0	0	1	No processor extension is available. Software will emulate its function.	ESC
1	0	1 1	No processor extension is available. Software will emulate its function. The current processor extension context may belong to another task.	ESC
0	odi1pn	0	A processor extension exists.	None
110	9/1/10	0	A processor extension exists. The current processor extension context may belong to another task. The Exception 7 on WAIT allows software to test for an error pending from a previous processor extension operation.	ESC or WAIT



#### Halt

The HLT instruction stops program execution and prevents the CPU from using the local bus until restarted. Either NMI, INTR with IF = 1, or RESET will force the 80286 out of halt. If interrupted, the saved CS:IP will point to the next instruction after the HLT.

#### 8086 REAL ADDRESS MODE

The 80286 executes a fully upward-compatible superset of the 8086 instruction set in real address mode. In real address mode the 80286 is object code compatible with 8086 and 8088 software. The real address mode architecture (registers and addressing modes) is exactly as described in the 80286 Base Architecture section of this Functional Description.

### Memory Size

Physical memory is a contiguous array of up to 1,048,576 bytes (one megabyte) addressed by pins  $A_0$  through  $A_{19}$  and  $\overline{BHE}$ .  $A_{20}$  through  $A_{23}$  should be ignored.

## **Memory Addressing**

In real address mode physical memory is a contiguous array of up to 1,048,576 bytes (one megabyte) addressed by pins  $A_0$  through  $A_{19}$  and  $\overline{\rm BHE}.$  Address bits  $A_{20}-A_{23}$  may not always be zero in real mode.  $A_{20}-A_{23}$  should not be used by the system while the 80286 is operating in Real Mode.

The selector portion of a pointer is interpreted as the upper 16 bits of a 20-bit segment address. The lower four bits of the 20-bit segment address are always zero. Segment addresses, therefore, begin on multiples of 16 bytes. See Figure 8 for a graphic representation of address information.

All segments in real address mode are 64K bytes in size and may be read, written, or executed. An exception or interrupt can occur if data operands or instructions attempt to wrap around the end of a segment (e.g. a word with its low order byte at offset FFFF(H) and its high order byte at offset 0000(H). If, in real address mode, the information contained in a segment does not use the full 64K bytes, the unused end of the segment may be overlayed by another segment to reduce physical memory requirements.

## **Reserved Memory Locations**

The 80286 reserves two fixed areas of memory in real address mode (see Figure 9); system initializa-

tion area and interrupt table area. Locations from addresses FFFF0(H) through FFFFF(H) are reserved for system initialization. Initial execution begins at location FFFF0(H). Locations 00000(H) through 003FF(H) are reserved for interrupt vectors.




Figure 8. 8086 Real Address Mode
Address Calculation




Figure 9. 8086 Real Address Mode Initially Reserved Memory Locations



**Table 9. Real Address Mode Addressing Interrupts** 

Function	Interrupt Number	Related Instructions	Return Address Before Instruction?	
Interrupt table limit too small exception	8	INT vector is not within table limit	Yes Dennis	
Processor extension segment overrun interrupt	9	ESC with memory operand extending beyond offset FFFF(H)	No No	
Segment overrun exception	13	Word memory reference with offset = FFFF(H) or an attempt to exe- cute past the end of a segment	Yes 8804	

## Interrupts

Table 9 shows the interrupt vectors reserved for exceptions and interrupts which indicate an addressing error. The exceptions leave the CPU in the state existing before attempting to execute the failing instruction (except for PUSH, POP, PUSHA, or POPA). Refer to the next section on protected mode initialization for a discussion on exception 8.

#### **Protected Mode Initialization**

To prepare the 80286 for protected mode, the LIDT instruction is used to load the 24-bit interrupt table base and 16-bit limit for the protected mode interrupt table. This instruction can also set a base and limit for the interrupt vector table in real address mode. After reset, the interrupt table base is initialized to 000000(H) and its size set to 03FF(H). These values are compatible with 8086, 88 software. LIDT should only be executed in preparation for protected mode.

#### Shutdown

Shutdown occurs when a severe error is detected that prevents further instruction processing by the CPU. Shutdown and halt are externally signalled via a halt bus operation. They can be distinguished by  $A_1$  HIGH for halt and  $A_1$  LOW for shutdown. In real address mode, shutdown can occur under two conditions:

- Exceptions 8 or 13 happen and the IDT limit does not include the interrupt vector.
- A CALL INT or PUSH instruction attempts to wrap around the stack segment when SP is not even.

An NMI input can bring the CPU out of shutdown if the IDT limit is at least 000F(H) and SP is greater than 0005(H), otherwise shutdown can only be exited via the RESET input.

## PROTECTED VIRTUAL ADDRESS MODE

The 80286 executes a fully upward-compatible superset of the 8086 instruction set in protected virtual address mode (protected mode). Protected mode also provides memory management and protection mechanisms and associated instructions.

The 80286 enters protected virtual address mode from real address mode by setting the PE (Protection Enable) bit of the machine status word with the Load Machine Status Word (LMSW) instruction. Protected mode offers extended physical and virtual memory address space, memory protection mechanisms, and new operations to support operating systems and virtual memory.

All registers, instructions, and addressing modes described in the 80286 Base Architecture section of this Functional Description remain the same. Programs for the 8086, 88, 186, and real address mode 80286 can be run in protected mode; however, embedded constants for segment selectors are different.

## **Memory Size**

The protected mode 80286 provides a 1 gigabyte virtual address space per task mapped into a 16 megabyte physical address space defined by the address pin  $A_{23}$ – $A_0$  and  $\overline{BHE}$ . The virtual address space may be larger than the physical address space since any use of an address that does not map to a physical memory location will cause a restartable exception.

## **Memory Addressing**

As in real address mode, protected mode uses 32-bit pointers, consisting of 16-bit selector and offset components. The selector, however, specifies an index into a memory resident table rather than the upper 16-bits of a real memory address. The 24-bit



base address of the desired segment is obtained from the tables in memory. The 16-bit offset is added to the segment base address to form the physical address as shown in Figure 10. The tables are automatically referenced by the CPU whenever a segment register is loaded with a selector. All 80286 instructions which load a segment register will reference the memory based tables without additional software. The memory based tables contain 8 byte values called descriptors.




Figure 10. Protected Mode Memory Addressing


#### DESCRIPTORS

Descriptors define the use of memory. Special types of descriptors also define new functions for transfer of control and task switching. The 80286 has segment descriptors for code, stack and data segments, and system control descriptors for special system data segments and control transfer operations. Descriptor accesses are performed as locked bus operations to assure descriptor integrity in multi-processor systems.

## CODE AND DATA SEGMENT DESCRIPTORS (S = 1)

Besides segment base addresses, code and data descriptors contain other segment attributes including segment size (1 to 64K bytes), access rights (read only, read/write, execute only, and execute/read), and presence in memory (for virtual memory systems) (See Figure 11). Any segment usage violating a segment attribute indicated by the segment descriptor will prevent the memory cycle and cause an exception or interrupt.

#### **Code or Data Segment Descriptor**



#### **Access Rights Byte Definition**

	Bit Position	Name	ab ere ca	-VEG OF THE Function TO DE VERT MORROSS	
	ston of the the CPU to	Present (P)	P = 1 P = 0	Segment is mapped into physical memory.  No mapping to physical memory exits, base and limit not used.	are
	6-5	Descriptor Privilege Level (DPL)	oned we	Segment privilege attribute used in privilege tests.	
	4 agellyng	Segment Descriptor (S)	S = 1 S = 0	Code or Data (includes stacks) segment descriptor System Segment Descriptor or Gate Descriptor	
arvice rou- dis-(resela	1	Executable (E) Expansion Direc- tion (ED) Writeable (W)	E = 0 ED = 0 ED = 1 W = 0 W = 1	Data segment descriptor type is:  Expand up segment, offsets must be ≤ limit.  Expand down segment, offsets must be > limit.  Data segment may not be written into.  Data segment may be written into.	If Data Segment (S = 1, E = 0)
Type Field Definition	3 2	Executable (E) Conforming (C)	E = 1 C = 1	Code Segment Descriptor type is: Code segment may only be executed when CPL ≥ DPL and CPL remains unchanged. Code segment may not be read	If Code Segment (S = 1,
	0	Accessed (A)	R = 1 A = 0 A = 1	Code segment may be read.  Segment has not been accessed. Segment selector has been loaded into segment region used by selector test instructions.	E = 1)

Figure 11. Code and Data Segment Descriptor Formats



Code and data (including stack data) are stored in two types of segments: code segments and data segments. Both types are identified and defined by segment descriptors (S = 1). Code segments are identified by the executable (E) bit set to 1 in the descriptor access rights byte. The access rights byte of both code and data segment descriptor types have three fields in common: present (P) bit, Descriptor Privilege Level (DPL), and accessed (A) bit. If P = 0, any attempted use of this segment will cause a not-present exception. DPL specifies the privilege level of the segment descriptor. DPL controls when the descriptor may be used by a task (refer to privilege discussion below). The A bit shows whether the segment has been previously accessed for usage profiling, a necessity for virtual memory systems. The CPU will always set this bit when accessing the descriptor.

Data segments (S = 1, E = 0) may be either readonly or read-write as controlled by the W bit of the access rights byte. Read-only (W = 0) data segments may not be written into. Data segments may grow in two directions, as determined by the Expansion Direction (ED) bit: upwards (ED = 0) for data segments, and downwards (ED = 1) for a segment containing a stack. The limit field for a data segment descriptor is interpreted differently depending on the ED bit (see Figure 11).

A code segment (S=1, E=1) may be execute-only or execute/read as determined by the Readable (R) bit. Code segments may never be written into and execute-only code segments (R=0) may not be read. A code segment may also have an attribute called conforming (C). A conforming code segment may be shared by programs that execute at different privilege levels. The DPL of a conforming code segment defines the range of privilege levels at which the segment may be executed (refer to privilege discussion below). The limit field identifies the last byte of a code segment.


## SYSTEM SEGMENT DESCRIPTORS (S = 0, TYPE = 1-3)

In addition to code and data segment descriptors, the protected mode 80286 defines System Segment Descriptors. These descriptors define special system data segments which contain a table of descriptors (Local Descriptor Table Descriptor) or segments which contain the execution state of a task (Task State Segment Descriptor).

Figure 12 gives the formats for the special system data segment descriptors. The descriptors contain a 24-bit base address of the segment and a 16-bit limit. The access byte defines the type of descriptor, its state and privilege level. The descriptor contents are valid and the segment is in physical memory if P=1. If P=0, the segment is not valid. The DPL field is only used in Task State Segment descriptors and indicates the privilege level at which the descrip-

tor may be used (see Privilege). Since the Local Descriptor Table descriptor may only be used by a special privileged instruction, the DPL field is not used. Bit 4 of the access byte is 0 to indicate that it is a system control descriptor. The type field specifies the descriptor type as indicated in Figure 12.

#### **System Segment Descriptor**



#### **System Segment Descriptor Fields**


TYPE 1 2 3		Description		
		Available Task State Segment (TSS) Local Descriptor Table Busy Task State Segment (TSS)		
Р	0	Descriptor contents are not valid Descriptor contents are valid		
DPL	0-3	Descriptor Privilege Level		
BASE	24-bit number	Base Address of special system data segment in real memory		
LIMIT	16-bit number	Offset of last byte in segment		

Figure 12. System Segment Descriptor Format

#### GATE DESCRIPTORS (S = 0, TYPE = 4-7)

Gates are used to control access to entry points within the target code segment. The gate descriptors are call gates, task gates, interrupt gates and trap gates. Gates provide a level of indirection between the source and destination of the control transfer. This indirection allows the CPU to automatically perform protection checks and control entry point of the destination. Call gates are used to change privilege levels (see Privilege), task gates are used to perform a task switch, and interrupt and trap gates are used to specify interrupt service routines. The interrupt gate disables interrupts (resets IF) while the trap gate does not.

#### **Gate Descriptor**





**Gate Descriptor Fields** 

Name	Value	Description
TYPE	4 5 6 7	-Call Gate -Task Gate -Interrupt Gate -Trap Gate
Р	0	-Descriptor Contents are not valid -Descriptor Contents are valid
DPL	0-3	Descriptor Privilege Level
WORD	0-31	Number of words to copy from callers stack to called procedures stack. Only used with call gate.
DESTINATION SELECTOR	16-bit selector	Selector to the target code segment (Call, Interrupt or Trap Gate) Selector to the target task state segment (Task Gate)
DESTINATION OFFSET	16-bit offset	Entry point within the target code segment

Figure 13. Gate Descriptor Format

Figure 13 shows the format of the gate descriptors. The descriptor contains a destination pointer that points to the descriptor of the target segment and the entry point offset. The destination selector in an interrupt gate, trap gate, and call gate must refer to a code segment descriptor. These gate descriptors contain the entry point to prevent a program from constructing and using an illegal entry point. Task gates may only refer to a task state segment. Since task gates invoke a task switch, the destination offset is not used in the task gate.

Exception 13 is generated when the gate is used if a destination selector does not refer to the correct descriptor type. The word count field is used in the call gate descriptor to indicate the number of parameters (0–31 words) to be automatically copied from the caller's stack to the stack of the called routine when a control transfer changes privilege levels. The word count field is not used by any other gate descriptor.

The access byte format is the same for all gate descriptors. P=1 indicates that the gate contents are valid. P=0 indicates the contents are not valid and causes exception 11 if referenced. DPL is the de-

scriptor privilege level and specifies when this descriptor may be used by a task (refer to privilege discussion below). Bit 4 must equal 0 to indicate a system control descriptor. The type field specifies the descriptor type as indicated in Figure 13.

#### SEGMENT DESCRIPTOR CACHE REGISTERS

A segment descriptor cache register is assigned to each of the four segment registers (CS, SS, DS, ES). Segment descriptors are automatically loaded (cached) into a segment descriptor cache register (Figure 14) whenever the associated segment register is loaded with a selector. Only segment descriptors may be loaded into segment descriptor cache registers. Once loaded, all references to that segment of memory use the cached descriptor information instead of reaccessing the descriptor. The descriptor cache registers are not visible to programs. No instructions exist to store their contents. They only change when a segment register is loaded.

#### SELECTOR FIELDS

A protected mode selector has three fields: descriptor entry index, local or global descriptor table indicator (TI), and selector privilege (RPL) as shown in Figure 15. These fields select one of two memory based tables of descriptors, select the appropriate table entry and allow highspeed testing of the selector's privilege attribute (refer to privilege discussion below).




Figure 15. Selector Fields




Figure 14. Descriptor Cache Registers



#### LOCAL AND GLOBAL DESCRIPTOR TABLES

Two tables of descriptors, called descriptor tables, contain all descriptors accessible by a task at any given time. A descriptor table is a linear array of up to 8192 descriptors. The upper 13 bits of the selector value are an index into a descriptor table. Each table has a 24-bit base register to locate the descriptor table in physical memory and a 16-bit limit register that confine descriptor access to the defined limits of the table as shown in Figure 16. A restartable exception (13) will occur if an attempt is made to reference a descriptor outside the table limits.

One table, called the Global Descriptor table (GDT), contains descriptors available to all tasks. The other table, called the Local Descriptor Table (LDT), contains descriptors that can be private to a task. Each task may have its own private LDT. The GDT may contain all descriptor types except interrupt and trap descriptors. The LDT may contain only segment, task gate, and call gate descriptors. A segment cannot be accessed by a task if its segment descriptor does not exist in either descriptor table at the time of access.




Figure 16. Local and Global Descriptor Table Definition

The LGDT and LLDT instructions load the base and limit of the global and local descriptor tables. LGDT and LLDT are privileged, i.e. they may only be executed by trusted programs operating at level 0. The LGDT instruction loads a six byte field containing the 16-bit table limit and 24-bit physical base address of the Global Descriptor Table as shown in Figure 17. The LLDT instruction loads a selector which refers to a Local Descriptor Table descriptor containing the

base address and limit for an LDT, as shown in Figure 12.




Figure 17. Global Descriptor Table and Interrupt
Descriptor Table Data Type

#### INTERRUPT DESCRIPTOR TABLE

The protected mode 80286 has a third descriptor table, called the Interrupt Descriptor Table (IDT) (see Figure 18), used to define up to 256 interrupts. It may contain only task gates, interrupt gates and trap gates. The IDT (Interrupt Descriptor Table) has a 24-bit physical base and 16-bit limit register in the CPU. The privileged LIDT instruction loads these registers with a six byte value of identical form to that of the LGDT instruction (see Figure 17 and Protected Mode Initialization).




Figure 18. Interrupt Descriptor Table Definition

References to IDT entries are made via INT instructions, external interrupt vectors, or exceptions. The IDT must be at least 256 bytes in size to allocate space for all reserved interrupts.

### Privilege

The 80286 has a four-level hierarchical privilege system which controls the use of privileged instructions and access to descriptors (and their associated segments) within a task. Four-level privilege, as shown in Figure 19, is an extension of the user/supervisor mode commonly found in minicomputers. The privilege levels are numbered 0 through 3. Level 0 is the






Figure 19. Four-Level Privilege

most privileged level. Privilege levels provide protection within a task. (Tasks are isolated by providing private LDT's for each task.) Operating system routines, interrupt handlers, and other system software can be included and protected within the virtual address space of each task using the four levels of privilege. Each task in the system has a separate stack for each of its privilege levels.

Tasks, descriptors, and selectors have a privilege level attribute that determines whether the descriptor may be used. Task privilege effects the use of instructions and descriptors. Descriptor and selector privilege only effect access to the descriptor.

#### TASK PRIVILEGE

A task always executes at one of the four privilege levels. The task privilege level at any specific instant is called the Current Privilege Level (CPL) and is defined by the lower two bits of the CS register. CPL cannot change during execution in a single code segment. A task's CPL may only be changed by control transfers through gate descriptors to a new code segment (See Control Transfer). Tasks begin executing at the CPL value specified by the code segment selector within TSS when the task is initiated via a task switch operation (See Figure 20). A task executing at Level 0 can access all data segments defined in the GDT and the task's LDT and is considered the most trusted level. A task executing a Level 3 has the most restricted access to data and is considered the least trusted level.

#### **DESCRIPTOR PRIVILEGE**

Descriptor privilege is specified by the Descriptor Privilege Level (DPL) field of the descriptor access byte. DPL specifies the least trusted task privilege level (CPL) at which a task may access the descriptor. Descriptors with DPL = 0 are the most protected. Only tasks executing at privilege level 0 (CPL = 0) may access them. Descriptors with DPL = 3 are the least protected (i.e. have the least restricted access) since tasks can access them when CPL = 0, 1, 2, or 3. This rule applies to all descriptors, except LDT descriptors.

#### SELECTOR PRIVILEGE

Selector privilege is specified by the Requested Privilege Level (RPL) field in the least significant two bits of a selector. Selector RPL may establish a less trusted privilege level than the current privilege level for the use of a selector. This level is called the task's effective privilege level (EPL). RPL can only reduce the scope of a task's access to data with this selector. A task's effective privilege is the numeric maximum of RPL and CPL. A selector with RPL = 0 imposes no additional restriction on its use while a selector with RPL = 3 can only refer to segments at privilege Level 3 regardless of the task's CPL. RPL is generally used to verify that pointer parameters passed to a more trusted procedure are not allowed to use data at a more privileged level than the caller (refer to pointer testing instructions).

## Descriptor Access and Privilege Validation

Determining the ability of a task to access a segment involves the type of segment to be accessed, the instruction used, the type of descriptor used and CPL, RPL, and DPL. The two basic types of segment accesses are control transfer (selectors loaded into CS) and data (selectors loaded into DS, ES or SS).

#### **DATA SEGMENT ACCESS**

Instructions that load selectors into DS and ES must refer to a data segment descriptor or readable code segment descriptor. The CPL of the task and the RPL of the selector must be the same as or more privileged (numerically equal to or lower than) than the descriptor DPL. In general, a task can only access data segments at the same or less privileged levels than the CPL or RPL (whichever is numerically higher) to prevent a program from accessing data it cannot be trusted to use.

An exception to the rule is a readable conforming code segment. This type of code segment can be read from any privilege level.

If the privilege checks fail (e.g. DPL is numerically less than the maximum of CPL and RPL) or an incorrect type of descriptor is referenced (e.g. gate de-



scriptor or execute only code segment) exception 13 occurs. If the segment is not present, exception 11 is generated.

Instructions that load selectors into SS must refer to data segment descriptors for writable data segments. The descriptor privilege (DPL) and RPL must equal CPL. All other descriptor types or a privilege level violation will cause exception 13. A not present fault causes exception 12.

#### **CONTROL TRANSFER**

Four types of control transfer can occur when a selector is loaded into CS by a control transfer operation (see Table 10). Each transfer type can only occur if the operation which loaded the selector references the correct descriptor type. Any violation of these descriptor usage rules (e.g. JMP through a call gate or RET to a Task State Segment) will cause exception 13.

The ability to reference a descriptor for control transfer is also subject to rules of privilege. A CALL or JUMP instruction may only reference a code segment descriptor with DPL equal to the task CPL or a conforming segment with DPL of equal or greater privilege than CPL. The RPL of the selector used to reference the code descriptor must have as much privilege as CPL.

RET and IRET instructions may only reference code segment descriptors with descriptor privilege equal to or less privileged than the task CPL. The selector loaded into CS is the return address from the stack. After the return, the selector RPL is the task's new CPL. If CPL changes, the old stack pointer is popped after the return address.

When a JMP or CALL references a Task State Segment descriptor, the descriptor DPL must be the same or less privileged than the task's CPL. Refer-

ence to a valid Task State Segment descriptor causes a task switch (see Task Switch Operation). Reference to a Task State Segment descriptor at a more privileged level than the task's CPL generates exception 13.

When an instruction or interrupt references a gate descriptor, the gate DPL must have the same or less privilege than the task CPL. If DPL is at a more privileged level than CPL, exeception 13 occurs. If the destination selector contained in the gate references a code segment descriptor, the code segment descriptor DPL must be the same or more privileged than the task CPL. If not, Exception 13 is issued. After the control transfer, the code segment descriptors DPL is the task's new CPL. If the destination selector in the gate references a task state segment, a task switch is automatically performed (see Task Switch Operation).

The privilege rules on control transfer require:

- JMP or CALL direct to a code segment (code segment descriptor) can only be to a conforming segment with DPL of equal or greater privilege than CPL or a non-conforming segment at the same privilege level.
- interrupts within the task or calls that may change privilege levels, can only transfer control through a gate at the same or a less privileged level than CPL to a code segment at the same or more privileged level than CPL.
- return instructions that don't switch tasks can only return control to a code segment at the same or less privileged level.
- task switch can be performed by a call, jump or interrupt which references either a task gate or task state segment at the same or less privileged level.

**Table 10. Descriptor Types Used for Control Transfer** 

Control Transfer Types	Operation Types	Descriptor Referenced	Descriptor Table	
Intersegment within the same privilege level	JMP, CALL, RET, IRET*	Code Segment	GDT/LDT	
Intersegment to the same or higher privilege level Interrupt	CALL	Call Gate	GDT/LDT	
within task may change CPL.	Interrupt Instruction, Exception, External Interrupt	Trap or Interrupt Gate	IDT	
Intersegment to a lower privilege level (changes task CPL)	RET, IRET*	Code Segment	GDT/LDT	
read from any privilege level.	CALL, JMP	Task State Segment	GDT	
Task Switch	CALL, JMP	Task Gate	GDT/LDT	
eo etg gel bechelele al lochose to egyl cen.	IRET** Interrupt Instruction, Exception, External Interrupt	Task Gate	IDT TOO	

<sup>\*</sup>NT (Nested Task bit of flag word) = 0

<sup>\*\*</sup>NT (Nested Task bit of flag word) = 1



#### **PRIVILEGE LEVEL CHANGES**

Any control transfer that changes CPL within the task, causes a change of stacks as part of the operation. Initial values of SS:SP for privilege levels 0, 1, and 2 are kept in the task state segment (refer to Task Switch Operation). During a JMP or CALL control transfer, the new stack pointer is loaded into the SS and SP registers and the previous stack pointer is pushed onto the new stack.

When returning to the original privilege level, its stack is restored as part of the RET or IRET instruction operation. For subroutine calls that pass parameters on the stack and cross privilege levels, a fixed number of words, as specified in the gate, are copied from the previous stack to the current stack. The inter-segment RET instruction with a stack adjustment value will correctly restore the previous stack pointer upon return.

#### **Protection**

The 80286 includes mechanisms to protect critical instructions that affect the CPU execution state (e.g. HLT) and code or data segments from improper usage. These protection mechanisms are grouped into three forms:

Restricted *usage* of segments (e.g. no write allowed to read-only data segments). The only segments available for use are defined by descriptors in the Local Descriptor Table (LDT) and Global Descriptor Table (GDT).

Restricted *access* to segments via the rules of privilege and descriptor usage.

Privileged instructions or operations that may only be executed at certain privilege levels as determined by the CPL and I/O Privilege Level (IOPL). The IOPL is defined by bits 14 and 13 of the flag word.

These checks are performed for all instructions and can be split into three categories: segment load checks (Table 11), operand reference checks (Table 12), and privileged instruction checks (Table 13). Any violation of the rules shown will result in an exception. A not-present exception related to the stack segment causes exception 12.

The IRET and POPF instructions do not perform some of their defined functions if CPL is not of sufficient privilege (numerically small enough). Precisely these are:

- The IF bit is not changed if CPL > IOPL.
- The IOPL field of the flag word is not changed if CPL > 0.

No exceptions or other indication are given when these conditions occur.

Table 11
Segment Register Load Checks

Error Description	Exception Number
Descriptor table limit exceeded	13
Segment descriptor not-present	11 or 12
Privilege rules violated	13
Invalid descriptor/segment type segment register load:  —Read only data segment load to SS —Special Control descriptor load to DS, ES, SS —Execute only segment load to DS, ES, SS —Data segment load to CS —Read/Execute code segment load to SS	13

**Table 12. Operand Reference Checks** 

Error Description	Exception Number
Write into code segment Read from execute-only code	13
segment	13
Write to read-only data segment	13
Segment limit exceeded1	12 or 13

#### NOTE:

Carry out in offset calculations is ignored.

**Table 13. Privileged Instruction Checks** 

Error Description	Exception Number	
CPL ≠ 0 when executing the following instructions: LIDT, LLDT, LGDT, LTR, LMSW, CTS, HLT	13	
CPL > IOPL when executing the fol- lowing instructions: INS, IN, OUTS, OUT, STI, CLI, LOCK	13	

#### EXCEPTIONS

The 80286 detects several types of exceptions and interrupts, in protected mode (see Table 14). Most are restartable after the exceptional condition is removed. Interrupt handlers for most exceptions can read an error code, pushed on the stack after the return address, that identifies the selector involved (0 if none). The return address normally points to the failing instruction, including all leading prefixes. For a processor extension segment overrun exception, the return address will not point at the ESC instruction that caused the exception; however, the processor extension registers may contain the address of the failing instruction.



**Table 14. Protected Mode Exceptions** 

Interrupt Vector	Function -990 s	Return Address At Falling Instruction?	Always Restart- able?	Error Code on Stack?
8	Double exception detected	Yes	No <sup>2</sup>	Yes
9	Processor extension segment overrun	No	No <sup>2</sup>	No
10	Invalid task state segment	Yes	Yes	Yes
11	Segment not present	Yes	Yes	Yes
12	Stack segment overrun or stack segment not present	Yes	Yes1	Yes
13	General protection	Yes	No <sup>2</sup>	Yes

#### NOTE:

1. When a PUSHA or POPA instruction attempts to wrap around the stack segment, the machine state after the exception will not be restartable because stack segment wrap around is not permitted. This condition is identified by the value of the saved SP being either 0000(H), 0001(H), FFFE(H), or FFFF(H).

2. These exceptions indicate a violation to privilege rules or usage rules has occurred. Restart is generally not attempted under those conditions.

These exceptions indicate a violation to privilege rules or usage rules has occurred. Restart is generally not attempted under those conditions.

All these checks are performed for all instructions and can be split into three categories: segment load checks (Table 11), operand reference checks (Table 12), and privileged instruction checks (Table 13). Any violation of the rules shown will result in an exception. A not-present exception causes exception 11 or 12 and is restartable.

## **Special Operations**

#### TASK SWITCH OPERATION

The 80286 provides a built-in task switch operation which saves the entire 80286 execution state (registers, address space, and a link to the previous task), loads a new execution state, and commences execution in the new task. Like gates, the task switch operation is invoked by executing an inter-segment JMP or CALL instruction which refers to a Task State Segment (TSS) or task gate descriptor in the GDT or LDT. An INT n instruction, exception, or external interrupt may also invoke the task switch operation by selecting a task gate descriptor in the associated IDT descriptor entry.

The TSS descriptor points at a segment (see Figure 20) containing the entire 80286 execution state while a task gate descriptor contains a TSS selector. The limit field of the descriptor must be >002B(H).

Each task must have a TSS associated with it. The current TSS is identified by a special register in the 80286 called the Task Register (TR). This register contains a selector referring to the task state segment descriptor that defines the current TSS. A hidden base and limit register associated with TR are loaded whenever TR is loaded with a new selector.

The IRET instruction is used to return control to the task that called the current task or was interrupted. Bit 14 in the flag register is called the Nested Task (NT) bit. It controls the function of the IRET instruction. If NT = 0, the IRET instruction performs the regular current task by popping values off the stack; when NT = 1, IRET performs a task switch operation back to the previous task.

When a CALL, JMP, or INT instruction initiates a task switch, the old (except for case of JMP) and new TSS will be marked busy and the back link field of the new TSS set to the old TSS selector. The NT bit of the new task is set by CALL or INT initiated task switches. An interrupt that does not cause a task switch will clear NT. NT may also be set or cleared by POPF or IRET instructions.

The task state segment is marked busy by changing the descriptor type field from Type 1 to Type 3. Use of a selector that references a busy task state segment causes Exception 13.

## PROCESSOR EXTENSION CONTEXT SWITCHING

The context of a processor extension (such as the 80287 numerics processor) is not changed by the task switch operation. A processor extension context need only be changed when a different task attempts to use the processor extension (which still contains the context of a previous task). The 80286 detects the first use of a processor extension after a task switch by causing the processor extension not present exception (7). The interrupt handler may then decide whether a context change is necessary.

Whenever the 80286 switches tasks, it sets the Task Switched (TS) bit of the MSW. TS indicates that a processor extension context may belong to a different task than the current one. The processor extension not present exception (7) will occur when attempting to execute an ESC or WAIT instruction if TS=1 and a processor extension is present (MP=1 in MSW).



#### POINTER TESTING INSTRUCTIONS

The 80286 provides several instructions to speed pointer testing and consistency checks for maintaining system integrity (see Table 15). These instruc-

tions use the memory management hardware to verify that a selector value refers to an appropriate segment without risking an exception. A condition flag (ZF) indicates whether use of the selector or segment will cause an exception.




Figure 20. Task State Segment and TSS Registers



**Table 15. 80286 Pointer Test Instructions** 

Instruction	Operands	Function
ARPL	Selector, Register	Adjust Requested Privilege Level: adjusts the RPL of the selector to the numeric maximum of current selec- tor RPL value and the RPL value in the register. Set zero flag if selector RPL was changed by ARPL.
VERR	Selector	VERify for Read: sets the zero flag if the segment referred to by the selector can be read.
VERW	Selector	VERify for Write: sets the zero flag if the segment referred to by the selector can be written.
LSL	Register, Selector	Load Segment Limit: reads the segment limit into the register if privilege rules and descriptor type allow. Set zero flag if successful.
LAR	Register, Selector	Load Access Rights: reads the descriptor access rights byte into the register if privilege rules allow. Set zero flag if successful.

#### **DOUBLE FAULT AND SHUTDOWN**

If two separate exceptions are detected during a single instruction execution, the 80286 performs the double fault exception (8). If an execution occurs during processing of the double fault exception, the 80286 will enter shutdown. During shutdown no further instructions or exceptions are processed. Either NMI (CPU remains in protected mode) or RESET (CPU exits protected mode) can force the 80286 out of shutdown. Shutdown is externally signalled via a HALT bus operation with  $A_1$  LOW.

#### PROTECTED MODE INITIALIZATION

The 80286 initially executes in real address mode after RESET. To allow initialization code to be placed at the top of physical memory,  $A_{23}-A_{20}$  will be HIGH when the 80286 performs memory references relative to the CS register until CS is changed.  $A_{23}-A_{20}$  will be zero for references to the DS, ES, or SS segments. Changing CS in real address mode will force  $A_{23}-A_{20}$  LOW whenever CS is used again. The initial CS:IP value of F000:FFF0 provides 64K bytes of code space for initialization code without changing CS.

Protected mode operation requires several registers to be initialized. The GDT and IDT base registers must refer to a valid GDT and IDT. After executing the LMSW instruction to set PE, the 80286 must im-

mediately execute an intra-segment JMP instruction to clear the instruction queue of instructions decoded in real address mode.

To force the 80286 CPU registers to match the initial protected mode state assumed by software, execute a JMP instruction with a selector referring to the initial TSS used in the system. This will load the task register, local descriptor table register, segment registers and initial general register state. The TR should point at a valid TSS since any task switch operation involves saving the current task state.

#### SYSTEM INTERFACE

The 80286 system interface appears in two forms: a local bus and a system bus. The local bus consists of address, data, status, and control signals at the pins of the CPU. A system bus is any buffered version of the local bus. A system bus may also differ from the local bus in terms of coding of status and control lines and/or timing and loading of signals. The 80286 family includes several devices to generate standard system buses such as the IEEE 796 standard MULTIBUS.

## **Bus Interface Signals and Timing**

The 80286 microsystem local bus interfaces the 80286 to local memory and I/O components. The interface has 24 address lines, 16 data lines, and 8 status and control signals.

The 80286 CPU, 82C284 clock generator, 82C288 bus controller, tranceivers, and latches provide a buffered and decoded system bus interface. The 82C284 generates the system clock and synchronizes READY and RESET. The 82C288 converts bus operation status encoded by the 80286 into command and bus control signals. These components can provide the timing and electrical power drive levels required for most system bus interfaces including the Multibus.

## **Physical Memory and I/O Interface**

A maximum of 16 megabytes of physical memory can be addressed in protected mode. One megabyte can be addressed in real address mode. Memory is accessible as bytes or words. Words consist of any two consecutive bytes addressed with the least significant byte stored in the lowest address.

Byte transfers occur on either half of the 16-bit local data bus. Even bytes are accessed over  $D_{7-0}$  while odd bytes are transferred over  $D_{15-8}$ . Even-addressed words are transferred over  $D_{15-0}$  in one bus cycle, while odd-addressed word require *two* bus operations. The first transfers data on  $D_{15-8}$ , and the second transfers data on  $D_{7-0}$ . Both byte data transfers occur automatically, transparent to software.



Two bus signals, A<sub>0</sub> and BHE, control transfers over the lower and upper halves of the data bus. Even address byte transfers are indicated by A<sub>0</sub> LOW and BHE HIGH. Odd address byte transfers are indicated by A<sub>0</sub> HIGH and BHE LOW. Both A<sub>0</sub> and BHE are LOW for even address word transfers.

The I/O address space contains 64K addresses in both modes. The I/O space is accessible as either bytes or words, as is memory. Byte wide peripheral devices may be attached to either the upper or lower byte of the data bus. Byte-wide I/O devices attached to the upper data byte (D $_{15-8}$ ) are accessed with odd I/O addresses. Devices on the lower data byte are accessed with even I/O addresses. An interrupt controller such as Intel's 8259A must be connected to the lower data byte (D $_{7-0}$ ) for proper return of the interrupt vector.

## **Bus Operation**

The 80286 uses a double frequency system clock (CLK input) to control bus timing. All signals on the local bus are measured relative to the system CLK input. The CPU divides the system clock by 2 to produce the internal processor clock, which determines bus state. Each processor clock is composed of two system clock cycles named phase 1 and phase 2. The 82C284 clock generator output (PCLK) identifies the next phase of the processor clock. (See Figure 21.)




Figure 21. System and Processor Clock Relationships

Six types of bus operations are supported; memory read, memory write, I/O read, I/O write, interrupt acknowledge, and halt/shutdown. Data can be transferred at a maximum rate of one word per two processor clock cycles.

The 80286 bus has three basic states: idle  $(T_i)$ , send status  $(T_s)$ , and perform command  $(T_c)$ . The 80286 CPU also has a fourth local bus state called hold  $(T_h)$ .  $T_h$  indicates that the 80286 has surrendered control of the local bus to another bus master in response to a HOLD request.

Each bus state is one processor clock long. Figure 22 shows the four 80286 local bus states and allowed transitions.




Figure 22. 80286 Bus States

#### **Bus States**

The idle  $(T_i)$  state indicates that no data transfers are in progress or requested. The first active state  $T_S$  is signaled by status line  $\overline{S1}$  or  $\overline{S0}$  going LOW and identifying phase 1 of the processor clock. During  $T_S$ , the command encoding, the address, and data (for a write operation) are available on the 80286 output pins. The 82C288 bus controller decodes the status signals and generates Multibus compatible read/write command and local transceiver control signals.

After T<sub>S</sub>, the perform command ( $T_C$ ) state is entered. Memory or I/O devices respond to the bus operation during T<sub>C</sub>, either transferring read data to the CPU or accepting write data.  $T_C$  states may be repeated as often as necessary to assure sufficient time for the memory or I/O device to respond. The READY signal determines whether  $T_C$  is repeated. A repeated  $T_C$  state is called a wait state.

During hold ( $T_h$ ), the 80286 will float all address, data, and status output pins enabling another bus master to use the local bus. The 80286 HOLD input signal is used to place the 80286 into the  $T_h$  state. The 80286 HLDA output signal indicates that the CPU has entered  $T_h$ .

## **Pipelined Addressing**

The 80286 uses a local bus interface with pipelined timing to allow as much time as possible for data access. Pipelined timing allows a new bus operation to be initiated every two processor cycles, while allowing each individual bus operation to last for three processor cycles.

The timing of the address outputs is pipelined such that the address of the next bus operation becomes available during the current bus operation. Or in other words, the first clock of the next bus operation is overlapped with the last clock of the current bus operation. Therefore, address decode and routing logic can operate in advance of the next bus operation.






Figure 23. Basic Bus Cycle

External address latches may hold the address stable for the entire bus operation, and provide additional AC and DC buffering.

The 80286 does not maintain the address of the current bus operation during all  $T_{\rm c}$  states. Instead, the address for the next bus operation may be emitted during phase 2 of any  $T_{\rm c}$ . The address remains valid during phase 1 of the first  $T_{\rm c}$  to guarantee hold time, relative to ALE, for the address latch inputs.

## **Bus Control Signals**

The 82C288 bus controller provides control signals; address latch enable (ALE), Read/Write commands, data transmit/receive (DT/ $\overline{R}$ ), and data enable (DEN) that control the address latches, data transceivers, write enable, and output enable for memory and I/O systems.

The Address Latch Enable (ALE) output determines when the address may be latched. ALE provides at least one system CLK period of address hold time from the end of the previous bus operation until the address for the next bus operation appears at the latch outputs. This address hold time is required to support MULTIBUS and common memory systems.

The data bus transceivers are controlled by 82C288 outputs Data Enable (DEN) and Data Transmit/Receive (DT/ $\overline{R}$ ). DEN enables the data transceivers; while DT/ $\overline{R}$  controls tranceiver direction. DEN and DT/ $\overline{R}$  are timed to prevent bus contention between the bus master, data bus transceivers, and system data bus transceivers.

### **Command Timing Controls**

Two system timing customization options, command extension and command delay, are provided on the 80286 local bus.

Command extension allows additional time for external devices to respond to a command and is analogous to inserting wait states on the 8086. External logic can control the duration of any bus operation such that the operation is only as long as necessary. The READY input signal can extend any bus operation for as long as necessary.

Command delay allows an increase of address or write data setup time to system bus command active for any bus operation by delaying when the system bus command becomes active. Command delay is controlled by the 82C288 CMDLY input. After T<sub>S</sub>, the bus controller samples CMDLY at each failing edge of CLK. If CMDLY is HIGH, the 82C288 will not activate the command signal. When CMDLY is LOW, the 82C288 will activate the command signal. After the command becomes active, the CMDLY input is not sampled.

When a command is delayed, the available response time from command active to return read data or accept write data is less. To customize system bus timing, an address decoder can determine which bus operations require delaying the command. The CMDLY input does not affect the timing of ALE, DEN, or DT/R.






Figure 24. CMDLY Controls the Leading Edge of Command Signal

Figure 24 illustrates four uses of CMDLY. Example 1 shows delaying the read command two system CLKs for cycle N-1 and no delay for cycle N, and example 2 shows delaying the read command one system CLK for cycle N-1 and one system CLK delay for cycle N.

## **Bus Cycle Termination**

At maximum transfer rates, the 80286 bus alternates between the status and command states. The bus status signals become inactive after  $T_{\rm S}$  so that they may correctly signal the start of the next bus operation after the completion of the current cycle. No external indication of  $T_{\rm C}$  exists on the 80286 local bus. The bus master and bus controller enter  $T_{\rm C}$  directly after  $T_{\rm S}$  and continue executing  $T_{\rm C}$  cycles until terminated by  $\overline{\rm READY}$ .

## **READY** Operation

The current bus master and 82C288 bus controller terminate each bus operation simultaneously to achieve maximum bus operation bandwidth. Both are informed in advance by READY active (open-collector output from 82C284) which identifies the last T<sub>C</sub> cycle of the current bus operation. The bus master and bus controller must see the same sense

of the READY signal, thereby requiring READY be synchronous to the system clock.

## **Synchronous Ready**

The 82C284 clock generator provides  $\overline{\text{READY}}$  synchronization from both synchronous and asynchronous sources (see Figure 25). The synchronous ready input ( $\overline{\text{SRDY}}$ ) of the clock generator is sampled with the falling edge of CLK at the end of phase 1 of each  $T_{\text{C}}$ . The state of  $\overline{\text{SRDY}}$  is then broadcast to the bus master and bus controller via the  $\overline{\text{READY}}$  output line.

## **Asynchronous Ready**

Many systems have devices or subsystems that are asynchronous to the system clock. As a result, their ready outputs cannot be guaranteed to meet the 82C284  $\overline{\text{SRDY}}$  setup and hold time requirements. But the 82C284 asynchronous ready input  $\overline{\text{(ARDY)}}$  is designed to accept such signals. The  $\overline{\text{ARDY}}$  input is sampled at the beginning of each  $T_C$  cycle by 82C284 synchronization logic. This provides one system CLK cycle time to resolve its value before broadcasting it to the bus master and bus controller.






Figure 25. Synchronous and Asynchronous Ready

ARDY or ARDYEN must be HIGH at the end of T<sub>S</sub>.

ARDY cannot be used to terminate bus cycle with no wait states.

Each ready input of the 82C284 has an enable pin (SRDYEN and ARDYEN) to select whether the current bus operation will be terminated by the synchronous or asynchronous ready. Either of the ready inputs may terminate a bus operation. These enable inputs are active low and have the same timing as their respective ready inputs. Address decode logic usually selects whether the current bus operation should be terminated by ARDY or SRDY.

#### **Data Bus Control**

Figures 26, 27, and 28 show how the  $DT/\overline{R}$ , DEN, data bus, and address signals operate for different combinations of read, write, and idle bus operations.  $DT/\overline{R}$  goes active (LOW) for a read operation.  $DT/\overline{R}$  remains HIGH before, during, and between write operations.

The data bus is driven with write data during the second phase of  $T_{\rm S}.$  The delay in write data timing allows the read data drivers, from a previous read cycle, sufficient time to enter 3-state OFF before the 80286 CPU begins driving the local data bus for write operations. Write data will always remain valid for one system clock past the last  $T_{\rm C}$  to provide sufficient hold time for Multibus or other similar memory or I/O systems. During write-read or write-idle sequences the data bus enters 3-state OFF during the second phase of the processor cycle after the last  $T_{\rm C}.$  In a write-write sequence the data bus does not enter 3-state OFF between  $T_{\rm C}$  and  $T_{\rm S}.$ 

## **Bus Usage**

The 80286 local bus may be used for several functions: instruction data transfers, data transfers by other bus masters, instruction fetching, processor extension data transfers, interrupt acknowledge, and halt/shutdown. This section describes local bus activities which have special signals or requirements.






Figure 26. Back to Back Read-Write Cycles




Figure 27. Back to Back Write-Read Cycles






Figure 28. Back to Back Write-Write Cycles

#### **HOLD** and **HLDA**

HOLD AND HLDA allow another bus master to gain control of the local bus by placing the 80286 bus into the Th state. The sequence of events required to pass control between the 80286 and another local bus master are shown in Figure 29.

In this example, the 80286 is initially in the  $T_h$  state as signaled by HLDA being active. Upon leaving  $T_h$ , as signaled by HLDA going inactive, a write operation is started. During the write operation another local bus master requests the local bus from the 80286 as shown by the HOLD signal. After completing the write operation, the 80286 performs one  $T_i$  bus cycle, to guarantee write data hold time, then enters  $T_h$  as signaled by HLDA going active.

The CMDLY signal and ARDY ready are used to start and stop the write bus command, respectively. Note that SRDY must be inactive or disabled by SRDYEN to guarantee ARDY will terminate the cycle.

HOLD must not be active during the time from the leading edge of RESET until 34 CLKs following the trailing edge of RESET.

#### Lock

The CPU asserts an active lock signal during Interrupt-Acknowledge cycles, the XCHG instruction, and during some descriptor accesses. Lock is also asserted when the LOCK prefix is used. The LOCK prefix may be used with the following ASM-286 assembly instructions; MOVS, INS, and OUTS. For bus

cycles other than Interrupt-Acknowledge cycles, Lock will be active for the first and subsequent cycles of a series of cycles to be locked. Lock will not be shown active during the last cycle to be locked. For the next-to-last cycle, Lock will become inactive at the end of the first T<sub>C</sub> regardless of the number of wait-states inserted. For Interrupt-Acknowledge cycles, Lock will be active for each cycle, and will become inactive at the end of the first T<sub>C</sub> for each cycle regardless of the number of wait-states inserted.

# **Instruction Fetching**

The 80286 Bus Unit (BU) will fetch instructions ahead of the current instruction being executed. This activity is called prefetching. It occurs when the local bus would otherwise be idle and obeys the following rules:

A prefetch bus operation starts when at least two bytes of the 6-byte prefetch queue are empty.

The prefetcher normally performs word prefetches independent of the byte alignment of the code segment base in physical memory.

The prefetcher will perform only a byte code fetch operation for control transfers to an instruction beginning on a numerically odd physical address.


Prefetching stops whenever a control transfer or HLT instruction is decoded by the IU and placed into the instruction gueue.

In real address mode, the prefetcher may fetch up to 6 bytes beyond the last control transfer or HLT instruction in a code segment.



In protected mode, the prefetcher will never cause a segment overrun exception. The prefetcher stops at the last physical memory word of the code segment. Exception 13 will occur if the program attempts to execute beyond the last full instruction in the code segment.

If the last byte of a code segment appears on an even physical memory address, the prefetcher will read the next physical byte of memory (perform a word code fetch). The value of this byte is ignored and any attempt to execute it causes exception 13.



#### NOTES:

- 1. Status lines are not driven by 80286, yet remain high due to pullup resistors in 82C284 during HOLD state.
- 2. Address, M/ $\overline{\text{IO}}$  and COD/ $\overline{\text{INTA}}$  may start floating during any T<sub>C</sub> depending on when internal 80286 bus arbiter decides to release bus to external HOLD. The float starts in  $\phi$ 2 of T<sub>C</sub>.
- 3. BHE and  $\overline{\text{LOCK}}$  may start floating after the end of any  $T_C$  depending on when internal 80286 bus arbiter decides to release bus to external HOLD. The float starts in  $\phi 1$  of  $T_C$ .
- 4. The minimum HOLD to HLDA time is shown. Maximum is one TH longer.
- 5. The earliest HOLD time is shown. It will always allow a subsequent memory cycle if pending is shown.
- 6. The minimum HOLD to HLDA time is shown. Maximum is a function of the instruction, type of bus cycle and other machine state (i.e., Interrupts, Waits, Lock, etc.).
- 7. Asynchronous ready allows termination of the cycle. Synchronous ready does not signal ready in this example. Synchronous ready state is ignored after ready is signaled via the asynchronous input.

Figure 29. MULTIBUS Write Terminated by Asynchronous Ready with Bus Hold



# **Processor Extension Transfers**

The processor extension interface uses I/O port addresses 00F8(H), 00FA(H), and 00FC(H) which are part of the I/O port address range reserved by Intel. An ESC instruction with Machine Status Word bits EM = 0 and TS = 0 will perform I/O bus operations to one or more of these I/O port addresses independent of the value of IOPL and CPL.

ESC instructions with memory references enable the CPU to accept PEREQ inputs for processor extension operand transfers. The CPU will determine the operand starting address and read/write status of the instruction. For each operand transfer, two or three bus operations are performed, one word transfer with I/O port address 00FA(H) and one or two bus operations with memory. Three bus operations are required for each word operand aligned on an odd byte address.

#### NOTE:

Odd-aligned numerics operands should be avoided when using an 80286 system running six or more memory-write wait states. The 80286 can generate an incorrect numerics address if all the following conditions are met:

- Two floating point (FP) instructions are fetched and in the 80286 queue.
- The first FP instruction is any floating point store except FSTSW AX.
- The second FP instruction accesses memory.
- The operand of the first instruction is aligned on an odd memory address.
- Six or more wait states are inserted during either of the last two memory write (odd aligned operands are transferred as two bytes) transfers of the first instruction.

The second FP operand's address will be incremented by one if these conditions are met. These conditions are most likely to occur in a multi-master system. For a hardware solution, contact your local Intel representative.

Commands to the numerics coprocessor should not be delayed by nine or more T-states. Excessive (nine or more) command-delays can cause the 80286 and 80287 to lose synchronization.

# Interrupt Acknowledge Sequence

Figure 30 illustrates an interrupt acknowledge sequence performed by the 80286 in response to an INTR input. An interrupt acknowledge sequence consists of two INTA bus operations. The first allows a master 8259A Programmable Interrupt Controller (PIC) to determine which if any of its slaves should return the interrupt vector. An eight bit vector is read on D0-D7 of the 80286 during the second INTA bus operation to select an interrupt handler routine from the interrupt table.

The Master Cascade Enable (MCE) signal of the 82C288 is used to enable the cascade address drivers, during INTA bus operations (See Figure 30), onto the local address bus for distribution to slave interrupt controllers via the system address bus. The 80286 emits the LOCK signal (active LOW) during Ts of the first INTA bus operation. A local bus "hold" request will not be honored until the end of the second INTA bus operation.

Three idle processor clocks are provided by the 80286 between INTA bus operations to allow for the minimum INTA to INTA time and CAS (cascade address) out delay of the 8259A. The second INTA bus operation must always have at least one extra Tc state added via logic controlling READY. This is needed to meet the 8259A minimum INTA pulse width.

# **Local Bus Usage Priorities**

The 80286 local bus is shared among several internal units and external HOLD requests. In case of simultaneous requests, their relative priorities are:

(Highest) Any transfers which assert LOCK either explicitly (via the LOCK instruction prefix) or implicitly (i.e. some segment descriptor accesses, interrupt acknowledge seguence, or an XCHG with memory).

> The second of the two byte bus operations required for an odd aligned word operand.

> The second or third cycle of a processor extension data transfer.

Local bus request via HOLD input.


Processor extension data operand transfer via PEREQ input.

Data transfer performed by EU as part of an instruction.

(Lowest)

An instruction prefetch request from BU. The EU will inhibit prefetching two processor clocks in advance of any data transfers to minimize waiting by EU for a prefetch to finish.





- 1. Data is ignored, upper data bus, D<sub>8</sub>-D<sub>15</sub>, should not change state during this time.
- 2. First INTA cycle should have at least one wait state inserted to meet 8259A minimum INTA pulse width.
- 3. Second INTA cycle should have at least one wait state inserted to meet 8259A minimum INTA pulse width.
- 4. LOCK is active for the first INTA cycle to prevent the bus arbiter from releasing the bus between INTA cycles in a multi-master system. LOCK is also active for the second INTA cycle.
- 5.  $A_{23}$ - $A_0$  exits 3-state OFF during  $\phi 2$  of the second  $T_C$  in the INTA cycle.
- 6. Upper data bus should not change state during this time.

#### Figure 30. Interrupt Acknowledge Sequence

# Halt or Shutdown Cycles

The 80286 externally indicates halt or shutdown conditions as a bus operation. These conditions occur due to a HLT instruction or multiple protection exceptions while attempting to execute one instruction. A halt or shutdown bus operation is signalled when \$1, \$0 and COD/\$\text{INTA}\$ are LOW and \$M/\text{IO}\$ is HIGH. A1 HIGH indicates halt, and A1 LOW indicates shutdown. The 82C288 bus controller does

not issue ALE, nor is READY required to terminate a halt or shutdown bus operation.

During halt or shutdown, the 80286 may service PEREQ or HOLD requests. A processor extension segment overrun exception during shutdown will inhibit further service of PEREQ. Either NMI or RESET will force the 80286 out of either halt or shutdown. An INTR, if interrupts are enabled, or a processor extension segment overrun exception will also force the 80286 out of halt.






Figure 31. Basic 80286 System Configuration

## SYSTEM CONFIGURATIONS

The versatile bus structure of the 80286 microsystem, with a full complement of support chips, allows flexible configuration of a wide range of systems. The basic configuration, shown in Figure 31, is similar to an 8086 maximum mode system. It includes the CPU plus an 8259A interrupt controller, 82C284 clock generator, and the 82C288 Bus Controller.

As indicated by the dashed lines in Figure 31, the ability to add processor extensions is an integral feature of 80286 microsystems. The processor extension interface allows external hardware to perform special functions and transfer data concurrent with CPU execution of other instructions. Full system integrity is maintained because the 80286 supervises all data transfers and instruction execution for the processor extension.

The 80287 has all the instructions and data types of an 8087. The 80287 NPX can perform numeric calculations and data transfers concurrently with CPU program execution. Numerics code and data have the same integrity as all other information protected by the 80286 protection mechanism.

The 80286 can overlap chip select decoding and address propagation during the data transfer for the previous bus operation. This information is latched by ALE during the middle of a  $T_{\rm S}$  cycle. The latched chip select and address information remains stable during the bus operation while the next cycle's address is being decoded and propagated into the system. Decode logic can be implemented with a high speed bipolar PROM.

The optional decode logic shown in Figure 31 takes advantage of the overlap between address and data of the 80286 bus cycle to generate advanced memory and IO-select signals. This minimizes system






Figure 32. MULTIBUS System Bus Interface

performance degradation caused by address propagation and decode delays. In addition to selecting memory and I/O, the advanced selects may be used with configurations supporting local and system buses to enable the appropriate bus interface for each bus cycle. The COD/INTA and M/IO signals are applied to the decode logic to distinguish between interrupt, I/O, code and data bus cycles.

By adding the 82289 bus arbiter chip, the 80286 provides a MULTIBUS system bus interface as shown in Figure 32. The ALE output of the 82C288 for the

MULTIBUS bus is connected to its CMDLY input to delay the start of commands one system CLK as required to meet MULTIBUS address and write data setup times. This arrangement will add at least one extra T<sub>C</sub> state to each bus operation which uses the MULTIBUS.

A second 82C288 bus controller and additional latches and transceivers could be added to the local bus of Figure 32. This configuration allows the 80286 to support an on-board bus for local memory and peripherals, and the MULTIBUS for system bus interfacing.






Figure 33. 80286 System Configuration with Dual-Ported Memory

Figure 33 shows the addition of dual ported dynamic memory between the MULTIBUS system bus and the 80286 local bus. The dual port interface is provided by the 8207 Dual Port DRAM Controller. The 8207 runs synchronously with the CPU to maximize throughput for local memory references. It also arbitrates between requests from the local and system buses and performs functions such as refresh,

initialization of RAM, and read/modify/write cycles. The 8207 combined with the 8206 Error Checking and Correction memory controller provide for single bit error correction. The dual-ported memory can be combined with a standard MULTIBUS system bus interface to maximize performance and protection in multiprocessor system configurations.

Table 16. 80286 Systems Recommended Pull Up Resistor Values

80286 Pin and Name	Pullup Value	Purpose				
4— <u>\$1</u>	Section Section Section	mercu commune acampi				
5— <u>\$0</u>	20 KΩ ±10%	Pull SO, S1, and PEACK inactive during 80286 hold periods(1)				
6—PEACK	ramoo to hate sitt	on and decode delays. In addition to selecting delay				
63—READY	910Ω ±5%	Pull $\overline{\text{READY}}$ inactive within required minimum time ( $C_L = 150 \text{ pF}$ , $I_R \le 7 \text{ mA}$ )				

#### NOTE:

1. Pull-up resistors are not required on \$\overline{80}\$ and \$\overline{81}\$ when the corresponding pins of the 82C284 are connected to \$\overline{80}\$ and \$\overline{81}\$.



# PACKAGE THERMAL SPECIFICATIONS

The 80286 Microprocessor is specified for operation when case temperature ( $T_{\rm C}$ ) is within the range 0°C-85°C. Case temperature, unlike ambient temperature, is easily measured in any environment to determine whether the 80286 Microprocessor is within the specified operating range. The case temperature should be measured at the center of the top surface of the component.

The maximum ambient temperature  $(T_A)$  allowable without violating  $T_C$  specifications can be calculated from the equations shown below.  $T_J$  is the 80286 junction temperature. P is the power dissipated by the 80286.

Values for 
$$\theta_{JA}$$
 and  $\theta_{JC}$  are given in Table 17.  $\theta_{JA}$  is given at various airflows. Table 18 shows the maximum  $T_A$  allowable (without exceeding  $T_C$ ) at various airflows. Note that the 80286 PLCC package has an internal heat spreader.  $T_A$  can be further improved by attaching "fins" or an external "heat sink" to the package.

Junction temperature calculations should use an  $I_{CC}$  value that is measured without external resistive loads. The external resistive loads dissipate additional power external to the 80286 and not on the die. This increases the resistor temperature, not the die temperature. The full capacitive load ( $C_{L}=100\ pF$ ) should be applied during the  $I_{CC}$  measurement.

$$T_J = T_C + P * \theta_{JC}$$

$$T_A = T_J - P * \theta_{JA}$$

$$T_C = T_A + P * [\theta_{JA} - \theta_{JC}]$$

Table 17. Thermal Resistances (°C/Watt)  $\theta_{JC}$  and  $\theta_{JA}$ 

		θ <sub>JA</sub> versus Airflow — ft/min (m/sec)									
Package	θЈС	0 (0)	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)	1000 (5.07)				
68-Lead PGA	5.5	28	22	16	15	14	13				
68-Lead PLCC w/ Internal Heat Spreader	8	28	23	21	18	16	15				


Table 18. Maximum TA at Various Airflows

	T <sub>A</sub> (°C) versus Airflow — ft/min (m/sec)									
Package	0 (0)	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)	1000 (5.07)				
68-Lead PGA	34	48	61	64	66	68				
68-Lead PLCC w/Internal Heat Spreader	40	51	56	63	67	69				

#### NOTE:

The numbers in Table 18 were calculated using a  $V_{CC}$  of 5.0V, and an  $I_{CC}$  of 450 mA, which is representative of the worst case  $I_{CC}$  at  $T_{C} = 85^{\circ}$ C with the outputs unloaded.







# **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias ....0°C to +70°C
Storage Temperature .....-65°C to +150°C
Voltage on Any Pin with
Respect to Ground .....-1.0V to +7V
Power Dissipation .....3.3W

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

# D.C. CHARACTERISTICS (VCC = 5V ±5%, TCASE = 0°C to +85°C)\*

Symbol	Parameter	Min	Max	Unit	Test Condition
Icc	Supply Current (0°C Turn On)	or	600	mA	(Note 1)
CCLK	CLK Input Capacitance		20	pF	(Note 2)
CIN	Other Input Capacitance	00	10	pF	(Note 2)
Co	Input/Output Capacitance	US NO	20	pF	(Note 2)

#### NOTES

1.  $C_L$  = 100 pF. Tested at maximum frequency without resistive loads on the outputs.

2. These are not tested. They are guaranteed by design characterization.

# D.C. CHARACTERISTICS

(V<sub>CC</sub> = 5V ±5%, T<sub>CASE</sub> = 0°C to +85°C)\* Tested at the minimum operating frequency of the part.

Symbol	Parameter	Min	Max	Unit	Test Condition
VIL	Input LOW Voltage	-0.5	0.8	V	1282 PEADK Active
V <sub>IH</sub> S des	Input HIGH Voltage	2.0	V <sub>CC</sub> +0.5	Vani	12b   Seless/PEACK
VILC	CLK Input LOW Voltage	-0.5	0.6	V	18 Address Valid I
VIHC	CLK Input HIGH Voltage	3.8	V <sub>CC</sub> + 0.5	V	14 Write Data Vall
VOL	Output LOW Voltge	0 00	0.45	V	I <sub>OL</sub> = 2.0 mA
VoH	Output HIGH Voltage	2.4	ne l	V	$I_{OH} = -400  \mu A$
ILI	Input Leakage Current		±10	μΑ	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
IIL	Input Sustaining Current on BUSY and ERROR Pins	-30	-500	μА	V <sub>IN</sub> = 0V
ILO	Output Leakage Current	III-, MUNITIS	±10	μА	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>

#### NOTE:

\*TA is guaranteed from 0°C to +55°C as long as TCASE is not exceeded.



# A.C. CHARACTERISTICS (V<sub>CC</sub> = 5V ±5%, T<sub>CASE</sub> = 0°C to +85°C)\*

AC timings are referenced to 0.8V and 2.0V points of signals as illustrated in datasheet waveforms, unless otherwise noted.


	n Hatings" may cause permanen	8 1	MHz	10	MHz	12.5	MHz	TO STATE	
Symbol	Parameter	-8 Min	-8 Max	-10 Min	-10 Max	-12 Min	-12 Max	Unit	Test Condition
1	System Clock (CLK) Period	62	250	50	250	40	250	ns	Hupedigain iem
2	System Clock (CLK) LOW Time	15		12		11		ns	at 1.0V
3	System Clock (CLK) HIGH Time	25	EAST	16	18 =	13	OITE	ns	at 3.6V
17	System Clock (CLK) Rise Time		10		8	al <del>o</del> ns	8	ns	1.0V to 3.6V, (Note 7)
18	System Clock (CLK) Fall Time		10	(ne	8	J W. III	8	ns	3.6V to 1.0V, (Note 7)
4	Asynch. Inputs Setup Time	20		. 20	about	15	Thinn	ns	(Note 1)
5	Asynch. Inputs Hold Time	20		20		15		ns	(Note 1)
6	RESET Setup Time	28		23		18		ns	
7	RESET Hold Time	5		5		5		ns	:831
8	Read Data Setup Time	10	II GVIIZI	8	artel (Carro	5	municipal v	ns	SE THE COLUMN TO A SECOND SECO
9	Read Data Hold Time	8		8		6		ns	
10	READY Setup Time	38		26		22	The Leader of	ns	
11	READY Hold Time	25	all the b	25	e de la comp	20	STATE OF THE STATE	ns	DAMESTIC LES
12	Status/PEACK Valid Delay	1	40	200	17.	_	_	ns	(Notes 2, 3, 8)
12a1	Status Active Delay	_		1	22	3	18	ns	(Notes 2, 3, 8)
12a2	PEACK Active Delay	_	<u>a</u> 0	1	22	3	20	ns	(Notes 2, 3, 8)
12b	Status/PEACK Inactive Delay	101/	_0.	1	30	3	22	ns	(Notes 2, 3, 8)
13	Address Valid Delay	1	60	- 1	35	11V.	32	ns	(Notes 2, 3, 8)
14	Write Data Valid Delay	0	50	0	30	0	30	ns	(Notes 2, 3, 8)
15	Address/Status/Data Float Delay	0	50	0	47	0	32	ns	(Notes 2, 4, 7)
16	HLDA Valid Delay	0	50	0	47	0	27	ns	(Notes 2, 3, 8)
19	Address Valid To Status Valid Setup Time	38		27		22	okaga w	ns	(Notes 3, 5, 6, 7


<sup>\*</sup>TA is guaranteed from 0°C to +55°C as long as TCASE is not exceeded.


- 1. Asynchronous inputs are INTR, NMI, HOLD, PEREQ, ERROR, and BUSY. This specification is given only for testing purposes, to assure recognition at a specific CLK edge.
- 2. Delay from 1.0V on the CLK, to 0.8V or 2.0V or float on the output as appropriate for valid or floating condition.
- 3. Output load: C<sub>L</sub> = 100 pF.
- Float condition occurs when output current is less than I<sub>LO</sub> in magnitude.
   Delay measured from address either reaching 0.8V or 2.0V (valid) to status going active reaching 2.0V or status going
- 6. For load capacitance of 10 pF or more on STATUS/PEACK lines, subtract typically 7 ns.
- 7. These are not tested. They are guaranteed by design characterization.
- 8. Minimum output delay timings are not tested, but are guaranteed by design characterization.



# A.C. CHARACTERISTICS (Continued)










# **WAVEFORMS**




#### NOTE:

1. The modified timing is due to the CMDLY signal being active.



# WAVEFORMS (Continued)



# SUBSEQUENT PROCESSOR CYCLE PHASE VCH 62 61 TX 62 61 (SEE NOTE 1.) RESET RESET 210253-42


80286 RESET INPUT TIMING AND

#### NOTES:

- 1. PCLK indicates which processor cycle phase will occur on the next CLK. PCLK may not indicate the correct phase until the first bus cycle is performed.
- 2. These inputs are asynchronous. The setup and hold times shown assure recognition for testing purposes.

#### NOTE:

When RESET meets the setup time shown, the next CLK will start or repeat  $\phi 2$  of a processor cycle.




#### NOTES

- 1. These signals may not be driven by the 80286 during the time shown. The worst case in terms of latest float time is shown.
- 2. The data bus will be driven as shown if the last cycle before T<sub>I</sub> in the diagram was a write T<sub>C</sub>.
- 3. The 80286 floats its status pins during T<sub>H</sub>. External 20 KΩ resistors keep these signals high (see Table 16).
- 4. For HOLD request set up to HLDA, refer to Figure 29.
- 5. BHE and LOCK are driven at this time but will not become valid until Ts.
- 6. The data bus will remain in 3-state OFF if a read cycle is performed.




# WAVEFORMS (Continued)



#### NOTES:

1. PEACK always goes active during the first bus operation of a processor extension data operand transfer sequence. The first bus operation will be either a memory read at operand address or I/O read at port address OOFA(H).

2. To prevent a second processor extension data operand transfer, the worst case maximum time (Shown above) is:  $3 \times 0 - 12a_{2max} - 0_{min}$ . The actual, configuration dependent, maximum time is:  $3 \times 0 - 12a_{2max} - 0_{min} + A \times 2 \times 0$ . A is the number of extra  $T_C$  states added to either the first or second bus operation of the processor extension data operand transfer sequence.



#### NOTES

1. Setup time for RESET  $\uparrow$  may be violated with the consideration that  $\phi$ 1 of the processor clock may begin one system CLK period later.

2. Setup and hold times for RESET  $\downarrow$  must be met for proper operation, but RESET  $\downarrow$  may occur during  $\phi$ 1 or  $\phi$ 2. If RESET  $\downarrow$  occurs in  $\phi$ , the reference clock edge can be  $\phi$ 2 of the previous bus cycle.

3. The data bus is only guaranteed to be in 3-state OFF at the time shown.






Figure 35. 80286 Instruction Format Examples

# **80286 INSTRUCTION SET SUMMARY**

# **Instruction Timing Notes**

The instruction clock counts listed below establish the maximum execution rate of the 80286. With no delays in bus cycles, the actual clock count of an 80286 program will average 5% more than the calculated clock count, due to instruction sequences which execute faster than they can be fetched from memory.

To calculate elapsed times for instruction sequences, multiply the sum of all instruction clock counts, as listed in the table below, by the processor clock period. An 8 MHz processor clock has a clock period of 125 nanoseconds and requires an 80286 system clock (CLK input) of 16 MHz.

# **Instruction Clock Count Assumptions**

- The instruction has been prefetched, decoded, and is ready for execution. Control transfer instruction clock counts include all time required to fetch, decode, and prepare the next instruction for execution.
- 2. Bus cycles do not require wait states.
- There are no processor extension data transfer or local bus HOLD requests.
- 4. No exceptions occur during instruction execution.

# **Instruction Set Summary Notes**

Addressing displacements selected by the MOD field are not shown. If necessary they appear after the instruction fields shown.

Above/below refers to unsigned value Greater refers to positive signed value

Less refers to less positive (more negative) signed values

- if d = 1 then to register; if d = 0 then from register
- if w = 1 then word instruction; if w = 0 then byte instruction
- if s = 0 then 16-bit immediate data form the operand
- if s = 1 then an immediate data byte is sign-extended to form the 16-bit operand
- x don't care
- z used for string primitives for comparison with ZF FLAG

If two clock counts are given, the smaller refers to a register operand and the larger refers to a memory operand

- \* = add one clock if offset calculation requires summing 3 elements
- n = number of times repeated
- m = number of bytes of code in next instructionLevel (L)—Lexical nesting level of the procedure



The following comments describe possible exceptions, side effects, and allowed usage for instructions in both operating modes of the 80286.

#### **REAL ADDRESS MODE ONLY**

- This is a protected mode instruction. Attempted execution in real address mode will result in an undefined opcode exception (6).
- A segment overrun exception (13) will occur if a word operand reference at offset FFFF(H) is attempted.
- This instruction may be executed in real address mode to initialize the CPU for protected mode.
- 4. The IOPL and NT fields will remain 0.
- Processor extension segment overrun interrupt
   will occur if the operand exceeds the segment limit.

#### EITHER MODE

- An exception may occur, depending on the value of the operand.
- TOCK is automatically asserted regardless of the presence or absence of the LOCK instruction prefix.
- LOCK does not remain active between all operand transfers.

#### PROTECTED VIRTUAL ADDRESS MODE ONLY

- A general protection exception (13) will occur if the memory operand cannot be used due to either a segment limit or access rights violation. If a stack segment limit is violated, a stack segment overrun exception (12) occurs.
- 10. For segment load operations, the CPL, RPL, and DPL must agree with privilege rules to avoid an exception. The segment must be present to avoid a not-present exception (11). If the SS register is the destination, and a segment not-present violation occurs, a stack exception (12) occurs.

- 11. All segment descriptor accesses in the GDT or LDT made by this instruction will automatically assert LOCK to maintain descriptor integrity in multiprocessor systems.
- JMP, CALL, INT, RET, IRET instructions referring to another code segment will cause a general protection exception (13) if any privilege rule is violated.
- 13. A general protection exception (13) occurs if  $CPL \neq 0$ .
- 14. A general protection exception (13) occurs if CPL > IOPL.
- 15. The IF field of the flag word is not updated if CPL > IOPL. The IOPL field is updated only if CPL = 0.
- 16. Any violation of privilege rules as applied to the selector operand do not cause a protection exception; rather, the instruction does not return a result and the zero flag is cleared.
- 17. If the starting address of the memory operand violates a segment limit, or an invalid access is attempted, a general protection exception (13) will occur before the ESC instruction is executed. A stack segment overrun exception (12) will occur if the stack limit is violated by the operand's starting address. If a segment limit is violated during an attempted data transfer then a processor extension segment overrun exception (9) occurs.
- 18. The destination of an INT, JMP, CALL, RET or IRET instruction must be in the defined limit of a code segment or a general protection exception (13) will occur.



# 80286 INSTRUCTION SET SUMMARY

						CLOCK	COUNT	COM	MENTS
FUNCTION	FORMAT				TA	Real Address Mode	Protected Virtual Address Mode	Real Address Mode	Protected Virtual Address Mode
DATA TRANSFER MOV = Move:								(c) N318	
Register to Register/Memory	1000100w	mod reg r/m				2,3*	2,3*	2	9
Register/memory to register	, 1000101w	mod reg r/m				2,5*	2,5*	2	9
mmediate to register/memory	1100011w	mod 0 0 0 r/m	data	data if	w = 1	2,3*	2,3*	2	9
mmediate to register	1011w reg	data	data if w=1			2	2	opus.	
Memory to accumulator	1010000w	addr-low	addr-high			5	5	2	9
Accumulator to memory	1010001w	addr-low	addr-high	e boin		0.3	3 of 19	2	9
Register/memory to segment regist	10001110	mod 0 reg r/m				2,5*	17,19*	2	9,10,11
Segment register to register/memor	y 10001100	mod 0 reg r/m				2,3*	2,3*	2	9
PUSH = Push:								Nysso den	BluA = DO
Memory	11111111	mod 1 1 0 r/m				5*	5*	2	9
Register	01010 reg	Nation ale				3	3	2	9
Segment register	000 reg 110	- J-wk				3	3	2	9
mmediate	011010s0	data	data if s=0			3	3	2	9
PUSHA = Push All	01100000					17	17	2	9
POP = Pop:	* 1					10			teleg
Memory	10001111	mod 0 0 0 r/m				5*	5*	2	9
Register	01011 reg	Water and				5	5	2	9
Segment register	000 reg 1 1 1	(reg≠01)				5	20	2	9,10,11
POPA = Pop All	01100001					19	19	2	9
KCHG = Exchange:						900	metho or so	ulper brus	comemic
Register/memory with register	1000011w	mod reg r/m				3,5*	3,5*	2,7	7,9
Register with accumulator	10010 reg					3	3		a studen
N = Input from:									
Fixed port	1110010w	port				5	5	VEGET	14
/ariable port	1110110w					5	5		14
OUT = Output to:								913	- TO - 140
Fixed port	1110011w	port				3	3	i bliv toon	14
/ariable port	1110111w					3	3	n'vatelges	14
(LAT = Translate byte to AL	11010111	ala data il				5	5	name and	9
LEA = Load EA to register	10001101	mod reg r/m				3*	3*	umoda ra	e stateam
LDS = Load pointer to DS	11000101	mod reg r/m	(mod≠11)			7*	21*	2	9,10,11
LES = Load pointer to ES	11000100	mod reg r/m	(mod≠1)			7*	21*	2	9,10,11



					CLOCK	COUNT	COM	MENTS
FUNCTION	FORMAT				Real Address Mode	Protected Virtual Address Mode	Real Address Mode	Virtual Address Mode
DATA TRANSFER (Continued)							R198	(ARTATA
LAHF Load AH with flags	10011111				2	2	A Committee	Terretoria
SAHF = Store AH into flags	10011110				2	2	sei or vine	an ressloe
PUSHF = Push flags	10011100	state and			3	3	2	9
POPF = Pop flags	10011101				5	5	2,4	9,15
ARITHMETIC ADD = Add:		105/84			Dr.		satisfamilion	in to by some
Reg/memory with register to either	00000dw	mod reg r/m	etal etale	siem witten	2,7*	2,7*	2	9
Immediate to register/memory	100000sw	mod 0 0 0 r/m	data	data if s w = 01	3,7*	3,7*	2	9
Immediate to accumulator	0000010w	data	data if w=1	0 Lon   00119	3	3	(191 D) 1652	egmisht vog
ADC = Add with carry:								DING H FRIG
Reg/memory with register to either	000100dw	mod reg r/m	- 1010	tion trees	2,7*	2,7*	2	9
Immediate to register/memory	100000sw	mod 0 1 0 r/m	data	data if s w = 01	3,7*	3,7*	2	9
Immediate to accumulator	0001010w	data	data if w=1	Diter	3	3	Tels	por memgo
INC = Increment:		STATE II						S. Chang
Register/memory	1111111w	mod 0 0 0 r/m			2,7°	2,7*	2	9
Register	01000 reg				2	2		100° = 100°
SUB = Subtract:								
Reg/memory and register to either	001010dw	mod reg r/m			2,7*	2,7*	2	. 9
Immediate from register/memory	100000sw	mod 1 0 1 r/m	data	data if s w = 01	3,7*	3,7*	2	9
Immediate from accumulator	0010110w	data	data if w=1		3	3		
SBB = Subtract with borrow:								
Reg/memory and register to either	000110dw	mod reg r/m			2,7*	2,7*	2	9
Immediate from register/memory	100000sw	mod 0 1 1 r/m	data	data if s w=01	3,7*	3,7*	2	9
Immediate from accumulator	0001110w	data	data if w=1	] [20 01	3	3	SILTER COS	Otw respons
DEC = Decrement							200	日知内田で
Register/memory	1111111w	mod 0 0 1 r/m			2,7*	2,7*	2	9
Register	01001 reg				2	2	THE STATE OF	hog sidsing
CMP = Compare							1 1 (I) 10	quite VIII
Register/memory with register	0011101w	mod reg r/m			2,6*	2,6*	2	9
Register with register/memory	0011100w	mod reg r/m			2,7*	2,7*	2	9
mmediate with register/memory	100000sw	mod 1 1 1 r/m	data	data if s w=01	3,6°	3,6*	2	9
mmediate with accumulator	0011110w	data	data if w=1	erbami torra	3	3	lugar or A	ben i = 63
NEG = Change sign	1111011w	mod 0 1 1 r/m			2	7* 8	2	9
AAA = ASCII adjust for add	00110111	green.			3	3	a of white	020J-88
DAA = Decimal adjust for add	00100111				3	3	Tanihai as	ter bulkari



COBINE CONSTRAIN					CLOCK	COUNT	COM	MENTS
FUNCTION	FORMAT			7	Real Address Mode	Protected Virtual Address Mode	Real Address Mode	Protected Virtual Address Mode
ARITHMETIC (Continued)						04	unume by 5	TEMPETAL
AAS = ASCII adjust for subtract	00111111				3	3		death - the
					3	shribte ou so	rigos brus s	spinion tige
DAS = Decimal adjust for subtract	00101111			120000	3	3	ri Smelte i men	T AND SOUTH
MUL = Multiply (unsigned):	1111011w mod1	00 r/m						
Register-Byte					13	13		DE UTALITOCO
Register-Word					21 16°	21 16*	2	9
Memory-Byte Memory-Word					24*	24*	2	9
IMUL = Integer multiply (signed):	1111011w mod 1	01 r/m				nement) iste	pat bob ab	o etabam
	TTTTOTTW   MIGGT	<u> </u>			10	40		
Register-Byte Register-Word					13	13	CA DOG BI	O SERVICE OF
Memory-Byte					16*	16*	2	9
Memory-Word				whord	24*	24*	2	9
MUL = integer immediate multiply (signed)	011010s1 mod re	og r/m	data dat	taifs = 0	21,24*	21,24*	2	9
DIV = Divide (unsigned)	1111011w mod 1	10 r/m						
Register-Byte					14	14	6	6
Register-Word				0   10001	22	22	6	6
Memory-Byte Memory-Word					17* 25*	17* 25*	2,6 2,6	6,9 6,9
	[				25	25	2,0	0,9
IDIV = Integer divide (signed)	1111011w mod1	11 r/m						
Register-Byte					17	17	6	6
Register-Word Memory-Byte					25 20*	25 20*	6 2,6	6,9
Memory-Word					28*	28*	2,6	6,9
AAM = ASCII adjust for multiply	11010100 000	01010			16	16	opytheligi	100 × 8910
AAD = ASCII adjust for divide	11010101 000	01010			14	14	raid salya i	158 × 8115
CBW = Convert byte to word	10011000				2	2	Isolation !	*********
CWD=Convert word to double word	10011001				2	2		
LOGIC	10011001				2	2		
Shift/Rotate Instructions:								
Register/Memory by 1	1101000w mod T	TT r/m			2,7*	2,7*	2	9
Register/Memory by CL	1101001w mod T	TT r/m			5+n,8+n*	5+n,8+n*	2	9
Register/Memory by Count	1100000w modT	TT r/m	count		5+n,8+n*	5+n,8+n*	2	9
		тт	Instruction				Courts Explor	noO = ech
		000	ROL		111/2		potenz	INCO - BAD
		001	ROR				benin t	boJ=800
		011	RCR		TRI.		DOMES N	nia - son
		100	SHL/SAL					
		101	SHR		Maria Santa		CHARLES !	1072



The second secon					CLOCK	COUNT	COM	MENTS
FUNCTION	FORMAT				Real Address Mode	Protected Virtual Address Mode	Real Address Mode	Protected Virtual Address Mode
ARITHMETIC (Continued)						(ba	mingOj (	YSMATTIN
AND = And:					1700	-	and the street	
Reg/memory and register to either	001000dw	mod reg r/m			2,7*	2,7*	2	9
Immediate to register/memory	1000000w	mod 1 0 0 r/m	data	data if w=1	3,7*	3,7*	2	9
Immediate to accumulator	0010010w	data	data if w=1		3	3		
TEST = And function to flags, no resu	lt:							NA-rednigo
Register/memory and register	1000010w	mod reg r/m			2,6*	2,6*	2	9
Immediate data and register/memory	1111011w	mod 0 0 0 r/m	data	data if w=1	3,6*	3,6*	2	9
Immediate data and accumulator	1010100w	data	data if w=1		3	3		CO INCOME
	[1010100w	data	data ii w - i		3	3	and the	And the state of the
OR=Or:	9		1					nd-mont
Reg/memory and register to either	000010dw	mod reg r/m			2,7*	2,7*	2	9
Immediate to register/memory	1000000w	mod 0 0 1 r/m	data	data if w=1	3,7*	3,7*	2	9
Immediate to accumulator	0000110w	data	data if w=1		3	3	hanna sot	MACO - 17
XOR = Exclusive or:								
Reg/memory and register to either	001100dw	mod reg r/m			2,7*	2,7*	2	9
Immediate to register/memory	1000000w	mod 1 1 0 r/m	data	data if w = 1	3,7*	3,7*	2	9
Immediate to accumulator	0011010w	data	data if w = 1	1 t bank will	3	3	en etslein te	Sand à GIO
NOT = Invert register/memory	1111011w	mod 0 1 0 r/m			2,7*	2,7*	2	9
STRING MANIPULATION:								W-stalpi
MOVS = Move byte/word	1010010w				5	5	2	9
CMPS = Compare byte/word	1010011w				8	8	2	9
SCAS = Scan byte/word	1010111w				7	7	2	9
LODS = Load byte/wd to AL/AX	1010110w				5	5	2	9
STOS=Stor byte/wd from AL/A	1010101w				3	3	2	9
INS = Input byte/wd from DX port	0110110w				5	5	2	9,14
OUTS = Output byte/wd to DX port	0110111w				- 5	5	2	9,14
Repeated by count in CX							I you you you	
MOV <sub>5</sub> = Move string	11110011	1010010w	1001		5+4n	5+4n	2	9
CMPS = Compare string	1111001z	1010011w			5+9n	5+9n	2,8	8,9
SCAS = Scan string	1111001z	1010111w	TYF		5+8n	5+8n	2.8	8,9
LODS = Load string	11110011	1010110w	100		5+4n	5+4n	2,8	8,9
STOS = Store string	11110011	1010101w	110	1-	4+3n	4+3n	2,8	8,9
INS = Input string	11110011	0110110w						
					5+4n	5+4n	2	9,14
OUTS Output string	11110011	0110111w			5+4n	5+4n	2	9,14



					CLOCK	COUNT	CON	IMENTS
FUNCTION	Applications and the second se	FORMAT			Real Address Mode	Protected Virtual Address Mode	Real Address Mode	Protected Virtual Address Mode
CONTROL TRANSFER						(bourstee)	HARRINA	ALTORLING:
CALL - Calls					11110	51	s isupe no	cont SEAS
Diseat within assument		11101000	disp-low	disp-high	7+m	7+m	2	18
Register/memory		11111111	mod 0 1 0 r/m		7 +m, 11+m*	7+m, 11+m*	2.8	8,9,18
ndirect within segment								
Direct intersegment		10011010	segment	offset	13+m	26+m	2	11,12,18
Protected Mode Only (Direct	interseam	ent):	segments	selector	FILTER STREET	PS 100 / EPOP 8 10 0	DISCO MOISIN	A ABBLASE
Via call gate to same privileg		S to m 1-1	Sognione	Solootoi	0 1110 1	41+m	ed ugman	8,11,12,18
Via call gate to different privi	DESCRIPTION OF THE PROPERTY OF THE PARTY OF				01+++0	82+m	walneve	8,11,12,18
Via call gate to different privi	lege level, >	parameters				86 +4x+m		8,11,12,18
Via TSS					9 7119	177+m	rigs	8,11,12,18
Via task gate		Constant			111110	182+m	rich no on	8,11,12,18
Indirect intersegment		11111111	mod 0 1 1 r/m	(mod≠11)	16+m	29+m*	2	8,9,11,12,18
Protected Mode Only (Indire	The same of the sa	ment):						
Via call gate to same privileg						44+m*	E TO SE TRADES	8,9,11,12,18
Via call gate to different privi					017110 160	83 + m*	fon no qu	8,9,11,12,18
Via call gate to different privi	lege level, >	parameters				90+4x+m* 180+m*		8,9,11,12,18 8,9,11,12,18
Via task gate				OBB LIFE	LATER TO THE	185+m*	1330 AQ 00	8,9,11,12,18
	S to m + 1				0 1115	- 550 109118	Jon to on	4-0200
Short/long		11101011	disp-low		7+m	7+m	Mitiva ian c	18
Direct within segment		11101001	disp-low	disp-high	7+m	7+ m	organ tom	18
Register/memory indirect within	n segment	11111111	mod 1 0 0 r/m		7 +m, 11+m*	7+m, 11+m*	2	9,18
Direct intersegment		11101010	segment	offset	11+m	23+m	r good = 3	11,12,18
Protected Mode Only (Direct	intersegm	ent):	segment	selector	O O F 2 4 Lemps	Notice not sunor	16.1×3670	CONTRACO
Via call gate to same privileg	e level					38+m		8,11,12,18
Via TSS					alatte 1	175+m	AND REAL PROPERTY.	8,11,12,18
Via task gate						180+m	A A Salar	8,11,12,18
Indirect intersegment		11111111	mod 1 0 1 r/m	(mod≠11)	15+m*	26+m*	2	8,9,11,12,18
Protected Mode Only (Indire		ment):						
Via call gate to same privileg Via TSS	e level					41+m* 178+m*		8,9,11,12,18 8,9,11,12,18
Via task gate						183+m*	Limited	8,9,11,12,18
RET = Return from CALL:								quineril = 79
Within segment		11000011			11+m	11+m	2	8,9,18
Within seg adding immed to SF	,	11000010	data-low	data-high	11+m	11+m	2	8,9,18
Intersegment		11001011			15+m	25+m	2	8,9,11,12,18
Intersegment adding immediate	e to SP	11001010	data-low	data-high	15+m		2	8,9,11,12,18
Protected Mode Only (RET):					AND ALL LANDS	Torre annulation	Constitution	ARCO NATIONAL
To different privilege level					THE REAL PROPERTY AND ADDRESS.	55+m	The second second	9,11,12,18



		CLOCK	COUNT	COMMENTS			
FUNCTION SECTION SECTI	FORMAT			Real Address Mode	Protected Virtual Address Mode	Real Address Mode	Protected Virtual Address Mode
CONTROL TRANSFER (Continued)							INT JOHTHO
JE/JZ=Jump on equal zero	01110100	disp		7+m or 3	7+m or 3		18
JL/JNGE = Jump on less/not greater or equal	01111100	disp	wot-outs	7+m or 3	7+m or 3		18
JLE/JNG = Jump on less or equal/not greater	01111110	disp	mist 0 10 barr	.7+m or 3	7+m or 3		18
JB/JNAE = Jump on below/not above or equal	01110010	disp		7+m or 3	7+m or 3		18
JBE/JNA = Jump on below or equal/not above	01110110	disp	ницен	7+m or 3	7+m or 3		18
JP/JPE = Jump on parity/parity even	01111010	disp	hampee	7+m or 3	7+m or 3		18
JO = Jump on overflow	01110000	disp		7 + m or 3	7+m or 3		18
JS= Jump on sign	01111000	disp		7+ m or 3	7+m or 3		18
JNE/JNZ = Jump on not equal/not zero	01110101	disp		7+m or 3	7+m or 3		18
JNL/JGE = Jump on not less/greater or equal	01111101	disp	60/4 , 2 / 9 bom	7+m or 3	7+m or 3		18
JNLE/JG = Jump on not less or equal/greater	01111111	disp		7+m or 3	7+m or 3		18
JNB/JAE = Jump on not below/above or equal	01110011	disp		7+m or 3	7+m or 3		18
JNBE/JA = Jump on not below or equal/above	01110111	disp		7+m or 3	7+m or 3		18
JNP/JPO = Jump on not par/par odd	01111011	disp		7+m or 3	7+m or 3		18
JNO = Jump on not overflow	01110001	disp	wol-dalb	7+m or 3	7+m or 3		18
JNS=Jump on not sign	01111001	disp	s/of-corb	7 + m or 3	7+m or 3		18
LOOP=Loop CX times	11100010	disp	mou corum	8 + m or 4	8+m or 4		18
LOOPZ/LOOPE = Loop while zero/equal	11100001	disp	hernbee.	8+m or 4	8+m or 4		18
LOOPNZ/LOOPNE = Loop while not zero/equal	11100000	disp	inumpes	8+m or 4	8+m or 4		18
JCXZ=Jump on CX zero	11100011	disp		8 + m or 4	8+m or 4		18
ENTER = Enter Procedure	11001000	data-low	data-high L	7	0 1 III 01 4	HOHE S	S10 S10
L=0	11001000	Oata-tow	data-night   L			2,8	8,9
L=1				11	11	2,8	8,9
L>1					18+4(L - 1)	2,8	8,9
LEAVE = Leave Procedure	11001001	1		5	5	2,8	8,9
INT = Interrupt:						LAJAG MO	ET - Hetuyt
Type specified	11001101	type		23+m		2,7,8	tnement okill
Type 3	11001100	driensb	wolsteb	23+m	48	2,7,8	tion gee mint
INTO = Interrupt on overflow	11001110			24 + m or 3		2,6,8	memponen
	Lak 23 Del			(3 if no	(3 if no		- Innerentation



atronistic introducts	CLO	CK COUNT	COMMENTS			
FUNCTION	Real Address Mode	Protected Virtual Address Mode	Real Address Mode	Protected Virtual Address Mode		
CONTROL TRANSFER (Continued)						
Protected Mode Only: Via interrupt or trap gate to same privilege lev Via interrupt or trap gate to fit different privileg Via Task Gate				40+ m 78+ m 167+m		7,8,11,12,18 7,8,11,12,18 7,8,11,12,18
IRET = Interrupt return	11001111		17+m	31 + m	2,4	8,9,11,12,15,18
Protected Mode Only:  To different privilege level  To different task (NT=1)				55 + m 169 + m		8,9,11,12,15,18 8,9,11,12,18
BOUND = Detect value out of range	01100010	mod reg r/m	13*	13* (Use INT clock count if exception 5)	2,6	6,8,9,11,12,18
PROCESSOR CONTROL						
CLC = Clear carry	11111000		2	2		
CMC = Complement carry	11110101		2	2		
STC = Set carry	11111001		2	2		
CLD=Clear direction	11111100		2	2		
STD = Set direction	11111101	amultimorphism #8 2	2	2	ant elimit	ne coore belon?
CLI = Clear interrupt	11111010		3	3		14
STI = Set interrupt	11111011		2	2		14
HLT=Halt	11110100		2	2		13
WAIT=Wait	10011011		3	3		
LOCK = Bus lock prefix	11110000		0	0		14
CTS = Clear task switched flag	00001111	00000110	2	2	3	13
ESC = Processor Extension Escape	11011TTT	mod LLL r/m	9-20*	9-20*	5,8	8,17
SEO - Secret Overlde Dest.		ode to processor extension)				
SEG = Segment Override Prefix  PROTECTION CONTROL	001 reg 110		0	0		
	00001111	0000001 mod010 r/m	al		-	0.40
LGDT = Load global descriptor table register		The state of the s	<del>-</del> 1	11*	2,3	9,13
SGDT = Store global descriptor table register  LIDT = Load interrupt descriptor table register	00001111	00000001 mod 000 r/m	5	11*	2,3	9
SIDT = Store interrupt descriptor table register	00001111	00000001 mod 011 r/m	<del>-</del> - 1	12*	2,3	9,13
LLDT = Load local descriptor table register	03001111	- 10000001   111000001   1711	" '2	12	2,3	9
from register memory	00001111	00000000 mod 010 r/m		17,19*	1	9,11,13
SLDT = Store local descriptor table register to register/memory	00001111	00000000 mod 000 r/m		2,3*	1	9



				CLOC	K COUNT	COM	MENTS
FUNCTION	FORMAT			Real Address Mode	Protected Virtual Address Mode	Real Address Mode	Protected Virtual Address Mode
PROTECTION CONTROL (Continued)					. destables		2781793
LTR = Local task register							
from register/memory	00001111	00000000	mod 0 1 1 r/m		17,19*	1	9,11,13
STR = Store task register							
to register memory	00001111	00000000	mod 0 0 1 r/m		2,3*	1	9
LMSW = Load machine status word							
from register/memory	00001111	00000001	mod 1 1 0 r/m	3,6*	3,6*	2,3	9,13
SMSW = Store machine status word	00001111	00000001	mod 100 r/m	2,3*	2,3*	2,3	9
LAR = Load access rights							
from register/memory	00001111	00000010	mod reg r/m		14,16*	1	9,11,16
LSL = Load segment limit							
from register/memory	00001111	00000011	mod reg r/m		14,16*	1	9,11,16
ARPL = Adjust requested privilege level: from register/memory		01100011	mod reg r/m		10*,11*	2	8,9
VERR = Verify read access: register/memo	ny 00001111	00000000	mod 1 0 0 r/m		14,16*	1	9,11,16
VERR = Verify write access:	00001111	00000000	mod 1 0 1 r/m	7 1	14,16*	1	9,11,16



#### **Footnotes**

The Effective Address (EA) of the memory operand is computed according to the mod and r/m fields:

if mod = 11 then r/m is treated as a REG field if mod = 00 then DISP = 0\*, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16 bits, disp-high is absent

if mod = 10 then DISP = disp-high: disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP

if r/m = 010 then EA = (BP) + (SI) + DISP

if r/m = 011 then EA = (BP) + (DI) + DISP if r/m = 100 then EA = (SI) + DISP

if r/m = 101 then EA = (DI) + DISP

if r/m = 110 then EA = (BP) + DISP\*

if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

\*except if mod = 00 and r/m = 110 then EQ = disp-high: disp-low.

#### SEGMENT OVERRIDE PREFIX

0 0 1 reg 1 1 0

reg is assigned according to the following:

	Segment
reg	Register
00	ES
01	CS
10	SS
11	DC

REG is assigned according to the following table:

16-Bit (w =	= 1)	8-Bit (w	= 0)
000 A	Com assor is	000	AL
001 C	(	001	CL
010 D	( lustope yn	010	DL
011 B	Tutel281 in	011	BL
100 SF	speeds a	100	AH
101 B	MEINIERE BE	101	CH
110 S		110	DH
111 D		111	BH

The physical addresses of all operands addressed by the BP register are computed using the SS segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.

## **DATA SHEET REVISION REVIEW**

The following differences exist between this data sheet (210253-017) and the previous version (210253-016):

- References to the 68-pin LCC (Leadless Chip Carrier) package have been removed.
- References to the I<sup>2</sup>ICE-286 support tool have been removed.

The following list represents key differences between the -016 and the -015 versions of this data sheet. Please review this summary carefully.

- Removed Input CLK, RESET Leakage Current (I<sub>LCR</sub>) specs.
- 2. Updated output leakage current (I<sub>I O</sub>) specs.

The following list represents key differences between the -015 and the -014 versions of this data sheet. Please review this summary carefully.

- 1. Removed the Range of Clock Rates bullet.
- The maximum ambient temperature (T<sub>A</sub>) vs Various Airflows Table has been updated.
- Removed the maximum values of System Clock (CLK) LOW period (t<sub>2</sub>) of 8 MHz, 10 MHz, and 12.5 MHz parts in the A.C. Characteristics table.
- Removed the maximum values of System Clock (CLK) HIGH period (t<sub>3</sub>) of 8 MHz, 10 MHz, and 12.5 MHz parts in the A.C. Characteristics table.
- Deleted the 82C284 and 82C288 A.C. Characteristics tables.



# Intel287TM XL/XLT MATH COPROCESSOR

- Interfaces with 80286 and 80C286 CPUs
- Operates in Any Socket Designed for Intel 80287 or Intel287™ XL MCP up to 12.5 MHz Clock Speeds
- Implements ANSI/IEEE Standard 754-1985 for Binary Floating-Point Arithmetic
- 50% Higher Performance than Intel 80287
- Low Power CHMOS III Technology
- Upward Object Code Compatible from Intel 80287 and 8087

- Expands Data Types to Include 32-, 64-, 80-Bit Floating Point, or Integers, and 18 Digit BCD Operands
- Extends CPU Instruction Set to Include Tigonometric, Logarithmic, Exponential, and Arithmetic Instruction
- Implements Intel387™ Transcendental Operations for SINE, COSINE, TANGENT ARCTANGENT and LOGARITHM
- Eight 80-Bit Numeric Registers; for Stack use or Individual Access
- Available in 40-pin DIP as Intel287™ XL MCP and 44-pin PLCC as Intel287™ XLT MCP

(See Packaging Outlined and Dimensions, order #231369)

The Intel287 XL Math CoProcessor is an extension of the Intel 80286 microprocessor architecture. When combined with an 80286 microprocessor, the Intel287 XL MCP dramatically increases the processing speed of computer application software which utilize floating point mathematical operations. This makes an ideal addition to a computer workstation platform for applications such as financial modeling and spreadsheets, CAD/CAM, or business graphics.

The Intel287 XL Math CoProcessor adds over seventy mnemonics to the Intel 80286 microprocessor instruction set. The Intel287 XL MCP is compatible with the Intel 80287 and 8087 Math CoProcessors. The Intel287 XL MCP increases performance by over 50% in typical floating-point tests, such as a Whetstone test, compared to the Intel 80287. The Intel287 XL MCP supports integer, floating point and BCD data formats and fully conforms to the ANSI/IEEE 754-1985 Floating Point Standard.

There are two versions of Intel287 XL MCP: the Intel287 XL MCP in a 40-pin DIP package and the Intel287 XLT MCP in a 44-pin PLCC package for small footprint applications such as portable personal computers. Each supports a clock speed up to 12.5 MHz which enables operation in any Math CoProcessor socket designed for the Intel 80287-6/8/10 or Intel 80C287A-12. Both versions are manufactured with low-power, CHMOS III technology.




Figure 0.1. Intel287™ XL MCP Block Diagram

290376-1

# Intel287™ XL/XLT Math CoProcessor

CONT	TENTS	PAGE	CONTENTS	PAGE
1.0 FUI	NCTIONAL DESCRIPTION	2-119	3.2 Processor Architecture	
	OGRAMMING INTERFACE		3.2.1 Bus Control Logic 3.2.2 Data Interface and Cont	rol
	Data Types		Unit Doint Unit	
	Numeric Operands		3.2.3 Floating-Point Unit	
	Register Set		3.3 Bus Cycles	
	2.3.1 Data Registers		3.3.1 Intel287™ XL MCP Addressing	2-135
	2.3.2 Tag Word		3.3.2 CPU/MCP	
	2.3.3 Status Word		Synchronization	2-135
	2.3.4 Control Word	2-124	3.4 Bus Operation	2-136
	2.3.5 Instruction and Data Pointers		3.5 80286/Intel287 <sup>TM</sup> XL MCP, 80C286/Intel287 <sup>TM</sup> XL MCP	
	Interrupt Description		80C286/Intel287™ XL MCP Interface and Socket Compatibility	0.106
	Exception Handling		Compatibility	2-130
	Initialization		4.0 ELECTRICAL DATA	
	8087 and 80287 Compatibility .		4.1 Absolute Maximum Ratings	
	2.7.1 General Differences		4.2 Power and Frequency Requirements	0.400
2	2.7.2 Exceptions	2-130	4.3 DC Characteristics	
3.0 HA	RDWARE INTERFACE	2-131	4.4 AC Characteristics	
3.1	Signal Description	2-131	4.4 AC Characteristics	2-139
	3.1.1 Clock (CLK)		5.0 Intel287TM XL MCP EXTENSION	
	3.1.2 Clocking Mode (CKM)		THE CPU'S INSTRUCTION SE	
	3.1.3 System Reset (RESET)			
3	3.1.4 Processor Extension Requ (PEREQ)	est 2-133		
3	3.1.5 Busy Status (BUSY#)			
3	3.1.6 Error Status (ERROR#) .	2-134		
3	3.1.7 Processor Extension Acknowledge (PEACK#)	2-134		
3	3.1.8 Data Pins (D <sub>15</sub> -D <sub>0</sub> )			
	3.1.9 Numeric Processor Write			
	(NPWR#)		CLIC RESET TIMING	
3	3.1.10 Numeric Processor Read			
	(NPRD#)			
3	3.1.11 Numeric Processor Selection (NPS1 # and NPS2)	2-134		
3	3.1.12 Command Selects (CMD)	)		
BKE I	and CMD1)			
	3.1.13 System Power (V <sub>CC</sub> )			
3	3.1.14 System Ground (V <sub>SS</sub> )	2-134		






Figure 1.1. Intel287™ XL MCP Register Set

## 1.0 FUNCTIONAL DESCRIPTION

The Intel287 XL Math CoProcessor provides arithmetic instructions for a variety of numeric data types. It also executes numerous built-in transcendental functions (e.g. tangent, sine, cosine, and log functions). The Intel287 XL MCP effectively extends the register and instruction set of its CPU for existing data types and adds several new data types as well. Figure 1.1 shows the additional registers visible to programs in a system that includes the Intel287 XL MCP. Essentially, the Intel287 XL MCP can be treated as an additional resource or an extension to the CPU. The CPU together with an Intel287 XL Math CoProcessor can be used as a single unified system.

The Intel287 XL MCP has two operating modes. After reset, the Intel287 XL MCP is in the real-address mode. It can be placed into protected mode by executing the FSETPM instruction. It can be switched back to real-address mode by executing the FRSTPM instruction (note that this feature is useful only with CPU's that can also switch back to real-address mode). These instructions control the format of the administrative instructions FLDENV, FSTENV, FRSTOR, and FSAVE. Regardless of operating mode, all references to memory for numerics data or status information are performed by the CPU, and therefore obey the memory-management and protection rules of the CPU.

In real-address mode, a system that includes the Intel287 XL MCP is completely upward compatible with software for the 8086/8087 and for 80286/80287 or 80C287A real-address mode.

In protected mode, a system that includes the Intel287 XL MCP is completely upward compatible with software for 80286/80287 or 80C287A protected mode systems. The only differences of operation

that may appear when 8086/8087 programs are ported to a protected-mode Intel287 XL MCP system are in the format of operands for the administrative instructions FLDENV, FSTENV, FRSTOR, and FSAVE. These instructions are normally used only by exception handlers and operating systems, not by applications programs.

#### 2.0 PROGRAMMING INTERFACE

The Intel287 XL MCP adds to the CPU additional data types, registers, instructions, and interrupts specifically designed to facilitate high-speed numerics processing. To use the Intel287 XL MCP requires no special programming tools, because all new instructions and data types are directly supported by the assembler and compilers for high-level languages. All 8086/8088 development tools that support the 8087 can also be used to develop software for the 80286/Intel287 XL MCP in real-address mode. All 80286 development tools that support the 80287/80C287A can also be used to develop software for the 80286/Intel287 XL MCP and 80C286/ Intel287 XL MCP. The Intel287 XL MCP supports all 80387 instructions, producing the same binary results.

All communication between the CPU and the Intel287 XL MCP is transparent to applications software. The CPU automatically controls the Intel287 XL MCP whenever a floating point instruction is executed. All physical memory and virtual memory of the CPU are available for storage of the instructions and operands of programs that use the Intel287 XL MCP. All memory addressing modes are available for addressing numerics operands.

Section 6 at the end of this data sheet lists the instructions that the Intel287 XL MCP adds to the 80286 instruction set.



# 2.1 Data Types

Table 2.1 lists the seven data types that the Intel287 XL MCP supports and presents the format for each type. Operands are stored in memory with the least significant digit at the lowest memory address. Programs retrieve these values by generating the lowest address. For maximum system performance, all operands should start at physical-memory addresses that correspond to the word size of the CPU; operands may begin at any other addresses, but will require extra memory cycles to access the entire operand.

Internally, the Intel287 XL MCP holds all numbers in the extended-precision real format. Instructions that load operands from memory automatically convert operands represented in memory as 16-, 32-, or 64-bit integers, 32- or 64-bit floating-point numbers, or 18-digit packed BCD numbers into extended-precision real format. Instructions that store operands in memory perform the inverse type conversion.

# 2.2 Numeric Operands

A typical MCP (Math CoProcessor) instruction accepts one or two operands and produces one (or sometimes two) results. In two-operand instructions, one operand is the contents of an MCP register, while the other may be a memory location. The operands of some instructions are predefined; for example, FSQRT always takes the square root of the number in the top stack element.

# 2.3 Register Set

Figure 1.1 shows the Intel287 XL MCP register set. When an Intel287 XL MCP is present in a system, programmers may use these registers in addition to the registers normally available on the CPU.

#### 2.3.1 DATA REGISTERS

Intel287 XL MCP computations use the Intel287 XL MCP's data registers. These eight 80-bit registers provide the equivalent capacity of 20 32-bit registers. Each of the eight data registers in the Intel287 XL MCP is 80 bits wide and is divided into "fields" corresponding to the MCP's extended-precision real data type.

The Intel287 XL MCP register set can be accessed either as a stack, with instructions operating on the top one or two stack elements, or as individually addressable registers. The TOP field in the status word identifies the current top-of-stack register. A "push" operation decrements TOP by one and loads a value into the new top register. A "pop" operation stores

the value from the current top register and then increments TOP by one. The Intel287 XL MCP register stack grows "down" toward lower-addressed registers.

Instructions may address the data registers either implicitly or explicitly. Many instructions operate on the register at the TOP of the stack. These instructions implicitly address the register at which TOP points. Other instructions allow the programmer to explicitly specify which register to use. This explicit register addressing is also relative to TOP.

#### 2.3.2 TAG WORD

The tag word marks the content of each numeric data register, as Figure 2.1 shows. Each two-bit tag represents one of the eight data registers. The principal function of the tag word is to optimize the MCP's performance and stack handling by making it possible to distinguish between empty and nonempty register locations. It also enables exception handlers to identify special values (e.g. NaNs or denormals) in the contents of a stack location without the need to perform complex decoding of the actual data.

#### 2.3.3 STATUS WORD

The 16-bit status word (in the status register) shown in Figure 2.2 reflects the overall state of the Intel287 XL MCP. It may be read and inspected by programs.

Bit 15, the B-bit (busy bit) is included for 8087 compatibility only. It always has the same value as the ES bit (bit 7 of the status word); it does **not** indicate the status of the BUSY# output of Intel287 XL MCP.

Bits 13-11 (TOP) point to the Intel287 XL MCP register that is the current top-of-stack.

The four numeric condition code bits  $(C_3-C_0)$  are similar to the flags in a CPU; instructions that perform arithmetic operations update these bits to reflect the outcome. The effects of these instructions on the condition code are summarized in Tables 2.2 through 2.5.

Bit 7 is the error summary (ES) status bit. This bit is set if any unmasked exception bit is set; it is clear otherwise. If this bit is set, the ERROR# signal is asserted.

Bit 6 is the stack flag (SF). This bit is used to distinguish invalid operations due to stack overflow or underflow from other kinds of invalid operations. When SF is set, bit 9 ( $C_1$ ) distinguishes between stack overflow ( $C_1 = 1$ ) and underflow ( $C_1 = 0$ ).



## Table 2.1. Intel287™ XL MCP Data Type Representation in Memory

Data Formats	0-8		M	ost	Sig	nific	cant	By	rte			TH	IIG	HES	TAI	DDR	ES	SED	BY	TE		
	Range	Precision	7	0	7	0	7	0	7	0	7	0	7	0	7	0	7	0	7	0	7	(
Word Integer	±10 <sup>4</sup>	16 Bits	15			0	COM	SPLEI	MENT	n e												
Short Integer	± 10 <sup>9</sup>	32 Bits	31								0 (1)	WO S	LEN	MENTI								
Long Integer	±10 <sup>18</sup>	64 Bits	63				-				41								CO	VO'S	EME	NT
Packed BCD	±10 <sup>18</sup>	18 Digits	S 79	x 7	and the last of	, d <sub>16</sub>	d15	dıa	d13	1012	, d,,	d 10	MAG	GNITU	DE d,	, d <sub>b</sub>	, d.	, d,	, d,	, d <sub>Z</sub>	ı di	_
Single Precision	±10 <sup>±38</sup>	24 Bits	S E	BIAS	_	23	SIGI	NIFI	CANE		]	- 2	UTO	STA		ale O						
Double Precision	±10 <sup>±308</sup>	53 Bits	S 63	BEX	IASE	D	52		A			SIGN	VIFI	ICANE	DA.)	N F	PYNO	20X	]			
Extended Precision	±10 <sup>±4932</sup>	64 Bits	S	-	BIA	SED	т	1	7				in the second	S	IGNI	FICA	ND	2				

#### NOTES:

- 1. S = Sign bit (0 = positive, 1 = negative)
- 2. dn = Decimal digit (two per byte)
- 3. X = Bits have no significance: Intel287 XL MCP ignores when loading, zeroes when storing
- 4. A = Position of implicit binary point
- 5. I = Integer bit of significand; stored in temporary real, implicit in single and double precision
- 6. Exponent Bias (normalized values): Single: 127 (7FH)

Double: 1023 (3FFH)

Extended Real: 16383 (3FFFH)

7. Packed BCD: (-1)S (D<sub>17</sub>...D<sub>0</sub>) 8. Real: (-1)S (2E-BIAS) (F<sub>0</sub> F<sub>1</sub>...)

15							0	
TAG (7)	TAG (6)	TAG (5)	TAG (4)	TAG (3)	TAG (2)	TAG (1)	TAG (0)	1

#### NOTE:

The index i of tag(i) is not top-relative. A program typically uses the "top" field of Status Word to determine which tag(i) field refers to logical top of stack.

TAG VALUES:

00 = Valid

01 = Zero

10 = QNaN, SNaN, Infinity, Denormal and Unsupported Formats

11 = Empty

Figure 2.1. Intel287™ XL MCP Tag Word



Figure 2.2 shows the six exception flags in bits 5–0 of the status word. Bits 5–0 are set to indicate that the Intel287 XL MCP has detected an exception while executing an instruction. A later section entitled "Exception Handling" explains how they are set and used.

Note that when a new value is loaded into the status word by the FLDENV or FRSTOR instruction, the

value of ES (bit 7) and its reflection in the B-bit (bit 15) are not derived from the values loaded from memory but rather are dependent upon the values of the exception flags (bits 5–0) in the status word and their corresponding masks in the control word. If ES is set in such a case, the ERROR # output of the Intel287 XL MCP is activated immediately.




Figure 2.2. Status Word



**Table 2.2. Condition Code Interpretation** 

Instruction	C0 (S) C3 (Z)	C1 (A)	C2 (C)
FPREM, FPREM1 (See Table 2.3)	Three Least Sigr of Quotie Q2 Q0		Reduction 0 = Complete 1 = Incomplete
FCOM, FCOMP, FCOMPP, FTST, FUCOM, FUCOMP, FUCOMPP, FICOM, FICOMP	Result of Comparison (See Table 2.4)		Operand is Not Comparable (Table 2.4)
FXAM	Operand Class (See Table 2.5)	Sign or O/U#	Operand Class (Table 2.5)
FCHS, FABS, FXCH, FINCTOP, FDECTOP, Constant Loads, FXTRACT, FLD, FILD, FBLD, FSTP (Ext Real)	UNDEFINED	Zero or O/U#	UNDEFINED
FSTP, FADD, FMUL, FDIV, FDIVR,	UNDEFINED	Roundup or O/U#	UNDEFINED  TO STATE OF THE STAT
FPTAN, FSIN, FCOS, FSINCOS	UNDEFINED	Roundup or O/U# Undefined if C2 = 1	Reduction 0 = Complete 1 = Incomplete
FLDENV, FRSTOR		Each Bit Loaded from I	Memory
FLDCW, FSTENV, FSTCW, FSTSW, FCLEX, FINIT, FSAVE	affects only those rounding at the end	UNDEFINED	

O/U# When both IE and SF bits of status word are set, indicating a stack exception, this bit distinguishes between stack overflow (C1 = 1) and underflow (C1 = 0).

Reduction If FPREM or FPREM1 produces a remainder that is less than the modulus, reduction is complete. When reduction is incomplete the value at the top of the stack is a partial remainder, which can be used as input to further reduction. For FPTAN, FSIN, FCOS, and FSINCOS, the reduction bit is set if the operand at the top of

the stack is too large. In this case the original operand remains at the top of the stack.

When the PE bit of the status word is set, this bit indicates whether one was added to the least significant bit of the result during the last rounding.

UNDEFINED Do not rely on finding any specific value in these bits.



Table 2.3. Condition Code Interpretation after FPREM and FPREM1 Instructions

Condition Code				Interpretation after		
C2	C3	C1	CO	FPREM and FPREM1		
1	X	nm X	X	Incomplete reduction.	Reduction: Further iteration red	quired for complete
Q1 Q0 Q2 Q MOD 8		Q MOD 8	Complete Reduction: C0, C3, C1 contain three			
	0	0	0	0	least significant bits of quotient.	
	0	81105	0	CH64	Result of Caropanson	
	1	0	0	2	(See Table 2.4)	
0	1	1	0	3		
	0	0	1	4	Operand Class	
	0	0	1	5	(See Table 2.5)	
	1	1	1	7		

Table 2.4. Condition Code
Resulting from Comparison

Order	C3	C2	CO
TOP > Operand	0	0	0
TOP < Operand	0	0	1
TOP = Operand	1	0	0
Unordered	1	1	1

Table 2.5. Condition Code
Defining Operand Class

СЗ	C2	C1	CO	Value at TOP
0	0	0	0	+ Unsupported
0	0	0	1	+NaN
0	0	1	0	-Unsupported
0	0	1	1	-Nan
0	1	0	0	+ Normal
0	1	0	1	+ Infinity
0	1	1	0	-Normal
0	1	1	1	- Infinity
1	0	0	0	+0
1	0	0	1	+ Empty
ned1 ned	0	mail 1	0	-0
1	0	1	1	-Empty
1	101	0	0	+ Denormal
1	1	1	0	- Denormal

#### 2.3.4 CONTROL WORD

The MCP provides several processing options that are selected by loading a control word from memory into the control register. Figure 2.3 shows the format and encoding of fields in the control word.

The low-order byte of this control word configures exception masking. Bits 5-0 of the control word contain individual masks for each of the six exceptions that the Intel287 XL MCP recognizes.

The high-order byte of the control word configures the Intel287 XL MCP operating mode, including precision, rounding, and infinity control.

- The "infinity control bit" (bit 12) is not meaningful to the Intel287 XL MCP, and programs must ignore its value. To maintain compatibility with the 8087 and 80287, this bit can be programmed; however, regardless of its value, the Intel287 XL MCP always treats infinity in the affine sense (-∞ < +∞). This bit is initialized to zero both after a hardware reset and after the FINIT instruction.</p>
- The rounding control (RC) bits (bits 11-10) provide for directed rounding and true chop, as well as the unbiased round to nearest even mode specified in the IEEE standard. Rounding control affects only those instructions that perform rounding at the end of the operation (and thus can generate a precision exception); namely, FST, FSTP, FIST, all arithmetic instructions (except FPREM, FPREM1, FXTRACT, FABS, and FCHS), and all transcendental instructions.
- The precision control (PC) bits (bits 9-8) can be used to set the Intel287 XL MCP internal operating precision of the significand at less than the default of 64 bits (extended precision). This can be useful in providing compatibility with early generation arithmetic processors of smaller precision. PC affects only the instructions ADD, SUB, DIV, MUL, and SQRT. For all other instructions, either the precision is determined by the opcode or extended precision is used.



#### 2.3.5 INSTRUCTION AND DATA POINTERS

Because the MCP operates in parallel with the CPU, any exceptions detected by the MCP may be reported after the CPU has executed the ESC instruction which caused it. To allow identification of the failing numeric instruction, the Intel287 XL MCP contains registers that aid in diagnosis. These registers supply the opcode of the failing numeric instruction, the address of the instruction, and the address of its numeric memory operand (if appropriate).

The instruction and data pointers are provided for user-written exception handlers. Whenever the Intel287 XL MCP executes a new ESC instruction, it saves the address of the instruction (including any prefixes that may be present), the address of the operand (if present), and the opcode. CPUs with

32-bit internal architectures contain 32-bit versions of these registers and do not use the contents of the MCP registers. This difference is not apparent to programmers, however.

The instruction and data pointers appear in one of four formats depending on the operating mode of the system (protected mode or real-address mode) and (for CPUs with 32-bit internal architectures) depending on the operand-size attribute in effect (32-bit operand or 16-bit operand). (See Figures 2.4, 2.5, 2.6, and 2.7.) The ESC instructions FLDENV, FSTENV, FSAVE, and FRSTOR are used to transfer these values between the registers and memory. Note that the value of the data pointer is *undefined* if the prior ESC instruction did not have a memory operand.




Figure 2.3. Control Word




Figure 2-4. Instruction and Data Pointer Image in Memory, 16-bit Protected-Mode Format




Figure 2-5. Instruction and Data Pointer Image in Memory, 16-bit Real-Mode Format




Figure 2-6. Instruction and Data Pointer Image in Memory, 32-bit Protected-Mode Format




Figure 2-7. Instruction and Data Pointer Image in Memory, 32-bit Real-Mode Format



Table 2.6. CPU Interrupt Vectors Reserved for MCP

Interrupt Number	In a system with a CPU that has control registers, an ESC instruction was encountered when EM or TS of CPU control register zero (CR0) was set. EM = 1 indicates that software emulation of the instruction is required. When TS is set, either an ESC or WAIT instruction causes interrupt 7. This indicates that the current MCP context may not belong to the current task.					
p7						
9	In a protected-mode system, an operand of a coprocessor instruction wrapped around an addressing limit (0FFFFH for expand-up segments, zero for expand-down segments) and spanned inaccessible addresses <sup>1</sup> . The failing numerics instruction is not restartable. The address of the failing numerics instruction and data operand may be lost; an FSTENV does not return reliable addresses. The segment overrun exception should be handled by executing an FNINIT instruction (i.e., an FINIT without a preceding WAIT). The exception can be avoided by never allowing numerics operands to cross the end of a segment.					
13	In a protected-mode system, the first word of a numeric operand is not entirely within the limit of its segment. The return address pushed onto the stack of the exception handler points at the ESC instruction that caused the exception, including any prefixes. The Intel287 XL MCP has not executed this instruction; the instruction pointer and data pointer register refer to a previous, correctly executed instruction.					
16	The previous numerics instruction caused an unmasked exception. The address of the faulty instruction and the address of its operand are stored in the instruction pointer and data pointer registers. Only ESC and WAIT instructions can cause this interrupt. The CPU return address pushed onto the stack of the exception handler points to a WAIT or ESC instruction (including prefixes). This instruction can be restarted after clearing the exception condition in the MCP. FNINIT, FNCLEX, FNSTSW, FNSTENV, and FNSAVE cannot cause this interrupt.					

#### NOTE:

1. An operand may wrap around an addressing limit when the segment limit is near an addressing limit and the operand is near the largest valid address in the segment. Because of the wrap-around, the beginning and ending addresses of such an operand will be at opposite ends of the segment. There are two ways that such an operand may also span inaccessible addresses: 1) if the segment limit is not equal to the addressing limit (e.g. addressing limit is FFFFH and segment limit is FFFDH) the operand will span addresses that are not within the segment (e.g. an 8-byte operand that starts at valid offset FFFCH will span addresses FFFC-FFFFH and 0000-0003H; however addresses FFFEH and FFFFH are not valid, because they exceed the limit); 2) if the operand begins and ends in present and accessible segments but intermediate bytes of the operand fall in a not-present segment or page or in a segment or page to which the procedure does not have access rights.

CPU interrupts are used to report exceptional conditions while executing numeric programs in either real or protected mode. Table 2.6 shows these interrupts and their functions.

## 2.4 Interrupt Description 2.5 Exception Handling

The Intel287 XL MCP detects six different exception conditions that can occur during instruction execution. Table 2.7 lists the exception conditions in order of precedence, showing for each the cause and the



Table 2.7. Exceptions

Exception	Cause	Default Action (If Exception is Masked)
Invalid Operation	Operation on a signalling NaN, unsupported format, indeterminate form $(0^*\infty,0/0,(+\infty)+(-\infty),$ etc.), or stack overflow/underflow (SF is also set).	Result is a quiet NaN, integer indefinite, or BCD indefinite.
Denormalized Operand	At least one of the operands is denormalized, i.e., it has the smallest exponent but a nonzero significand.	The operand is normalized, and normal processing continues.
Zero Divisor	The divisor is zero while the dividend is a noninfinite, nonzero number.	Result is ∞.
Overflow	The result is too large in magnitude to fit in the specified format.	Result is largest finite value or ∞.
Underflow	The true result is nonzero but too small to be represented in the specified format, and, if underflow exception is masked, denormalization causes loss of accuracy.	Result is denormalized or zero.
Inexact Result (Precision)	The true result is not exactly representable in the specified format (e.g. 1/3); the result is rounded according to the rounding mode.	Normal processing continues.

default action taken by the Intel287 XL MCP if the exception is masked by its corresponding mask bit in the control word.

Any exception that is not masked by the control word sets the corresponding exception flag of the status word, sets the ES bit of the status word, and asserts the ERROR# signal. When the CPU attempts to execute another ESC instruction or WAIT, exception 16 occurs. The exception condition must be resolved via an interrupt service routine. The return address pushed onto the CPU stack upon entry to the service routine does not necessarily point to the failing instruction nor to the following instruction. The Intel287 XL MCP saves the address of the floating-point instruction that caused the exception and the address of any memory operand required by that instruction.

#### 2.6 Initialization

After FNINIT or RESET, the control word contains the value 037FH (all exceptions masked, precision control 64 bits, rounding to nearest) the same values as in an 80287 after RESET. For compatibility with the 8087 and 80287, the bit that used to indicate infinity control (bit 12) is set to zero; however, regardless of its setting, infinity is treated in the affine

sense. After FNINIT or RESET, the status word is initialized as follows:

- All exceptions are set to zero.
- Stack TOP is zero, so that after the first push the stack top will be register seven (111B).
- The condition code C<sub>3</sub>-C<sub>0</sub> is undefined.
- The B-bit is zero.

The tag word contains FFFFH (all stack locations are empty).

80286/Intel287 XL MCP initialization software should execute an FNINIT instruction (i.e an FINIT without a preceding WAIT) after RESET. The FNINIT is not strictly required for either 80287, 80C287A or Intel287 XL MCP software, but Intel recommends its use to help ensure upward compatibility with other processors.

#### 2.7 8087 and 80287 Compatibility

This section summarizes the differences between the Intel287 XL MCP and the 80287. Any migration from the 8087 directly to the Intel287 XL MCP must also take into account the differences between the 8087 and the 80287 as listed in the 80286 and 80287 Programmer's Reference Manual. There are no compatibility differences between the Intel287 XL MCP and 80C287A except the pinout configuration.



Many changes have been designed into the Intel287 4. The FSQRT, FBSTP, and FPREM instructions XL MCP to directly support the IEEE standard in hardware. These changes result in increased performance by eliminating the need for software that supports the standard.

#### 2.7.1 GENERAL DIFFERENCES

The Intel287 XL MCP supports only affine closure for infinity arithmetic, not projective closure.

Operands for FSCALE and FPATAN are no longer restricted in range (except for ±∞); F2XM1 and FPTAN accept a wider range of operands.

Rounding control is in effect for FLD constant.

Software cannot change entries of the tag word to values (other than empty) that differ from actual register contents.

After reset, FINIT, and incomplete FPREM, the Intel287 XL MCP resets to zero the condition code bits C<sub>3</sub>-C<sub>0</sub> of the status word.

In conformance with the IEEE standard, the Intel287 XL MCP does not support the special data formats pseudozero, pseudo-NaN, pseudoinfinity, and unnormal.

The denormal exception has a different purpose on the Intel287 XL MCP. A system that uses the denormal-exception handler solely to normalize the denormal operands, would better mask the denormal exception on the Intel287 XL MCP. The Intel287 XL MCP automatically normalizes denormal operands when the denormal exception is masked.

#### 2.7.2 EXCEPTIONS

A number of differences exist due to changes in the IEEE standard and to functional improvements to the architecture of the Intel287 XL MCP:

- 1. When the overflow or underflow exception is masked, the Intel287 XL MCP differs from the 80287 in rounding when overflow or underflow occurs. The Intel287 XL MCP produces results that are consistent with the rounding mode.
- 2. When the underflow exception is masked, the Intel287 XL MCP sets its underflow flag only if there is also a loss of accuracy during denormalization.
- 3. Fewer invalid-operation exceptions due to denormal operands, because the instructions FSQRT, FDIV, FPREM, and conversions to BCD or to integer normalize denormal operands before proceeding.

- may cause underflow, because they support denormal operands.
- 5. The denormal exception can occur during the transcendental instructions and the FXTRACT instruction.
- 6. The denormal exception no longer takes precedence over all other exceptions.
- 7. When the denormal exception is masked, the Intel287 XL MCP automatically normalizes denormal operands. The 8087/80287 performs unnormal arithmetic, which might produce an unnormal result.
- 8. When the operand is zero, the FXTRACT instruction reports a zero-divide exception and leaves  $-\infty$  in ST(1).
- 9. The status word has a new bit (SF) that signals when invalid-operation exceptions are due to stack underflow or overflow.
- 10. FLD extended precision no longer reports denormal exceptions, because the instruction is not numeric.
- 11. FLD single/double precision when the operand is denormal converts the number to extended precision and signals the denormalized operand exception. When loading a signalling NaN, FLD single/double precision signals an invalid-operand exception.
- 12. The Intel287 XL MCP only generates quiet NaNs (as on the 80287); however, the Intel287 XL MCP distinguishes between quiet NaNs and signaling NaNs. Signaling NaNs trigger exceptions when they are used as operands; quiet NaNs do not (except for FCOM, FIST, and FBSTP which also raise IE for quiet NaNs).
- 13. When stack overflow occurs during FPTAN and overflow is masked, both ST(0) and ST(1) contain quiet NaNs. The 8087/80287 leaves the original operand in ST(1) intact.
- 14. When the scaling factor is ±∞, the FSCALE (ST(0), ST(1)) instruction behaves as follows (ST(0) and ST(1) contain the scaled and scaling operands respectively):
  - FSCALE(0,∞) generates the invalid operation exception.
  - FSCALE(finite, -∞) generates zero with the same sign as the scaled operand.
  - FSCALE(finite, +∞) generates -∞ with the same sign as the scaled operand.

The 8087/80287 returns zero in the first case and raises the invalid-operation exception in the other cases.



15. The Intel287 XL MCP returns signed infinity/ zero as the unmasked response to massive overflow/underflow. The 8087 and 80287 support a limited range for the scaling factor; within this range either massive overflow/underflow do not occur or undefined results are produced.

#### 3.0 HARDWARE INTERFACE

In the following description of hardware interface, the # symbol at the end of a signal name indicates that the active or asserted state occurs when the signal is at a low voltage. When no # is present after the signal name, the signal is asserted when at the high voltage level.

#### 3.1 Signal Description

In the following signal descriptions, the Intel287 XL MCP pins are grouped by function as follows:

- 1. Execution control-CLK, CKM, RESET
- MCP handshake—PEREQ, PEACK#, BUSY#, ERROR#
- 3. Bus interface pins-D<sub>15</sub>-D<sub>0</sub>, NPWR#, NPRD#
- 4. Chip/Port Select-NPS1#, NPS2, CMD0, CMD1
- 5. Power supplies-V<sub>CC</sub>, V<sub>SS</sub>

Table 3.1 lists every pin by its identifier, gives a brief description of its function, and lists some of its characteristics. Figure 3.1 shows the locations of pins on the Ceramic package, while Figure 3.2 shows the locations of pins on the PLCC package. Table 3.2 helps to locate pin identifiers in Figures 3.1 and 3.2.

**Table 3.1. Pin Summary** 

Pin Name	Function	Active State	Input/ Output
CLK CKM RESET	CLocK ClocKing Mode System reset	High	1 1
PEREQ PEACK# BUSY# ERROR#	Processor Extension REQuest Processor Extension ACKnow Busy status Error status	ledge Low	0 0
D15-D0 NPRD# NPWR#	Data pins Numeric Processor ReaD Numeric Processor WRite	High Low Low	I/O I I
NPS1 # NPS2 CMD0 CMD1	MCP select #1 MCP select #2 CoMmanD 0 CoMmanD 1	Low High High High	1 1
V <sub>CC</sub> V <sub>SS</sub>	System power System ground	01 m 55V.	1






Figure 3.1. DIP Pin Configuration




Figure 3.2. PLCC Pin Configuration



**Table 3.2. PLCC Pin Cross-Reference** 

Pin Name		
BUSY#	25 25 25 25 25 25 25	28
CKM	39	44
CLK	32	36
CMD0	29	32
CMD1	31 V2 + ent seption	35
Do	23	26
D <sub>1</sub>	22	25
D <sub>2</sub>	21 eaV bns ooV f	24
D <sub>3</sub>	20	22
D <sub>4</sub>	19 (25 V) CHECKE	21
D <sub>5</sub>	18	20
D <sub>6</sub>	17	19
D <sub>7</sub>	16	18
D <sub>8</sub>	15	17
D <sub>9</sub>	14	16
D <sub>10</sub>	12 10 5 10 A 10	14
D <sub>11</sub>	11	13
D <sub>12</sub>	8	9
D <sub>13</sub>	FINGS SIGNAL PROPERTY.	8
D <sub>14</sub>	On and here North	7
D <sub>15</sub>	50 nodgus och rhiw)	5 9 9 7 (094
ERROR#	26	29
No Connect	1,2,3,4,13,37,38,40	6,11,23,33,40
NPRD# NPS1#	27	30
NPS1#	34	38
NPS2 NPWR#	28	31
PEACK#	36	41
PEREQ	24	27
RESET	35	39
VCC	9 DIDOL LOST	1,3,10,15,42
VSS	10,30	2,4,12,34,43

#### 3.1.1 CLOCK (CLK)

This input provides the basic timing for internal operation. This pin does not require MOS-level input; it will operate at either TTL or MOS levels up to the maximum allowed frequency. A minimum frequency must be provided to keep the internal logic properly functioning. Depending on the signal on CKM, the signal on CLK can be divided by two to produce the internal clock signal.

#### 3.1.2 CLOCKING MODE (CKM)

This pin is a strapping option. When it is strapped to  $V_{CC}$  (HIGH), the CLK input is used directly; when strapped to  $V_{SS}$  (LOW), the CLK input is divided by

two to produce the internal clock signal. During the RESET sequence, this input must be stable at least four internal clock cycles (i.e. CLK clocks when CKM is HIGH;  $2 \times$  CLK clocks when CKM is LOW) before RESET goes LOW.

#### 3.1.3 SYSTEM RESET (RESET)

A LOW to HIGH transition on this pin causes the Intel287 XL MCP to terminate its present activity and to enter a dormant state. RESET must remain active (HIGH) for at least four CLK periods (i.e., the RESET signal presented to the Intel287 XL MCP must be at least four Intel287 XL MCP clocks long, regardless of the frequency of the CPU). Note that the Intel287 XL MCP is active internally for 25 clock cycles after the termination of the RESET signal (the HIGH to LOW transition of RESET); therefore, the first instruction should not be written to the Intel287 XL MCP until 25 clocks after the falling edge of RESET. Table 3.3 shows the status of the output pins during the reset sequence. After a reset, all output pins return to their inactive states.

**Table 3.3. Output Pin Status during Reset** 

Output Pin Name	Value During Reset
BUSY#	HIGH ATAG 8.1
ERROR#	HIGH moderalpid easi
PEREQ .	LOW
D <sub>15</sub> -D <sub>0</sub>	Tristate OFF

# 3.1.4 PROCESSOR EXTENSION REQUEST (PEREQ)

When active, this pin signals to the CPU that the Intel287 XL MCP is ready for data transfer to/from its data FIFO. With 80286 and 80C286 CPUs, PEREQ can be deactivated after assertion of PEACK#. These CPUs rely on the MCP to deassert PEREQ when all operands have been transfered. When there are more than five data transfers, PEREQ is deactiviated after the first three transfers and subsequently after every four transfers. This signal always goes inactive before BUSY# goes inactive.

#### 3.1.5 BUSY STATUS (BUSY#)

When active, this pin signals to the CPU that the Intel287 XL MCP is currently executing an instruction. It should be connected to the CPU's BUSY# pin. During the RESET sequence this pin is HIGH.



#### 3.1.6 ERROR STATUS (ERROR#)

This pin reflects the ES bit of the status register. When active, it indicates that an unmasked exception has occurred. This signal can be changed to inactive state only by the following instructions (without a preceding WAIT): FNINIT, FNCLEX, FNSTENV, FNSAVE, FLDCW, FLDENV, and FRSTOR. This pin should be connected to the ERROR# pin of the CPU. ERROR# can change state only when BUSY# is active.

# 3.1.7 PROCESSOR EXTENSION ACKNOWLEDGE (PEACK#)

During execution of escape instructions, an 80286 or 80C286 CPU asserts PEACK# to acknowledge that the request signal (PEREQ) has been recognized and that data transfer is in progress. The 80286/80C286 also drives this signal HIGH during RESET.

This input may be asynchronous with respect to the Intel287 XL MCP clock except during a RESET sequence, when it must satisfy setup and hold requirements relative to RESET.

#### 3.1.8 DATA PINS (D<sub>15</sub>-D<sub>0</sub>)

These bidirectional pins are used to transfer data and opcodes between the CPU and Intel287 XL MCP. They are normally connected directly to the corresponding CPU data pins. Other buffers/drivers driving the local data bus must be disabled when the CPU reads from the MCP. HIGH state indicates a value of one.  $D_0$  is the least significant data bit.

#### 3.1.9 NUMERIC PROCESSOR WRITE (NPWR#)

A signal on this pin enables transfers of data from the CPU to the MCP. This input is valid only when NPS1# and NPS2 are both active.

#### 3.1.10 NUMERIC PROCESSOR READ (NPRD#)

A signal on this pin enables transfers of data from the MCP to the CPU. This input is valid only when NPS1# and NPS2 are both active.

## 3.1.11 NUMERIC PROCESSOR SELECTS (NPS1# and NPS2)

Concurrent assertion of these signals indicates that the CPU is performing an escape instruction and enables the Intel287 XL MCP to execute that instruction. No data transfer involving the Intel287 XL MCP occurs unless the device is selected by these lines.

# 3.1.12 COMMAND SELECTS (CMD0 AND CMD1)

These pins along with the select pins allow the CPU to direct the operation of the Intel287 XL MCP.

#### 3.1.13 SYSTEM POWER (VCC)

System power provides the  $+5V\pm10\%$  DC supply input. All  $V_{CC}$  pins should be tied together on the circuit board and local decoupling capacitors should be used between  $V_{CC}$  and  $V_{SS}$ .

#### 3.1.14 SYSTEM GROUND (VSS)

All  $V_{SS}$  pins should be tied together on the circuit board and local decoupling capacitors should be used between  $V_{CC}$  and  $V_{SS}$ .

#### 3.2 Processor Architecture

As shown by the block diagram on the front page, the Intel287 XL MCP is internally divided into three sections: the bus control logic (BCL), the data interface and control unit, and the floating point unit (FPU). The FPU (with the support of the control unit which contains the sequencer and other support units) executes all numerics instructions. The data interface and control unit is responsible for the data flow to and from the FPU and the control registers, for receiving the instructions, decoding them, and sequencing the microinstructions, and for handling some of the administrative instructions. The BCL is responsible for CPU bus tracking and interface.

#### 3.2.1 BUS CONTROL LOGIC

The BCL communicates solely with the CPU using I/O bus cycles. The BCL appears to the CPU as a special peripheral device. It is special in two respects: the CPU initiates I/O automatically when it encounters ESC instructions, and the CPU uses reserved I/O addresses to communicate with the BCL. The BCL does not communicate directly with memory. The CPU performs all memory access, transferring input operands from memory to the Intel287 XL MCP and transferring outputs from the Intel287 XL MCP to memory. A dedicated communication protocol makes possible high-speed transfer of opcodes and operands between the CPU and Intel287 XL MCP.

#### 3.2.2 DATA INTERFACE AND CONTROL UNIT

The data interface and control unit latches the data and, subject to BCL control, directs the data to the FIFO or the instruction decoder. The instruction de-



**Table 3.4. Bus Cycles Definition** 

NPS1#	NPS2	CMD0	CMD1	NPRD#	NPWR#	Bus Cycle Type
X	0	X	X	X	X	Intel287 XL MCP not selected
1	X	X	X	X	X	Intel287 XL MCP not selected
0	loca fala	0	0	SOS ritinar	0	Opcode write to Intel287 XL MCP
0	1	0	0	0	systems,	CW or SW read from Intel287 XL MCP
0	1	1	0	0	-go <sub>1</sub> ot vin	Read data from Intel287 XL MCP
0	tochetillo s	A UNITED	0	That OERE	0	Write data to Intel287 XL MCP
0	enia Javos	0	n exps po	Jiw no mil	0	Write exception pointers
0	85.048 mi	0	OM 1X TI	0	1	Reserved
0	1	1	1	0	bodries	Reserved
0	1	1	1	1	0	Reserved

coder decodes the ESC instructions sent to it by the CPU and generates controls that direct the data flow in the FIFO. It also triggers the microinstruction sequencer that controls execution of each instruction. If the ESC instruction is FINIT, FCLEX, FSTSW, FSTSW AX, FSTCW, FSETPM, or FRSTPM, the control executes it independently of the FPU and the sequencer. The data interface and control unit is the one that generates the BUSY#, PEREQ, and ERROR# signals that synchronize Intel287 XL activities with the CPU.

#### 3.2.3 FLOATING-POINT UNIT

The FPU executes all instructions that involve the register stack, including arithmetic, logical, transcendental, constant, and data transfer instructions. The data path in the FPU is 84 bits wide (68 significant bits, 15 exponent bits, and a sign bit) which allows internal operand transfers to be performed at very high speeds.

#### 3.3 Bus Cycles

The pins NPS1#, NPS2, CMD0, CMD1, NPRD#, and NPWR# identify bus cycles for the MCP. Table 3.4 defines the types of Intel287 XL MCP bus cycles.

#### 3.3.1 Intel287TM XL MCP ADDRESSING

The NPS1#, NPS2, CMD0, and CMD1 signals allow the MCP to identify which bus cycles are intended for the MCP. The MCP responds to I/O cycles when the I/O address is 00F8H, 00FAH, 00FCH. The correspondence between I/O addresses and control signals is defined by Table 3.5. To guarantee correct operation of the MCP, programs must not perform any I/O operations to these reserved port addresses.

Table 3.5. I/O Address Decoding

I/O Address (Hexadecimal)	Intel287 XL MCP Select and Command Inputs				
nest W. USO 320	NPS2	NPS1#	CMD1	CMDO	
00F8	i dollo	0	0	0	
00FA	19948	0	0	10	
00FC	1	0	1	0	

#### 3.3.2 CPU/MCP SYNCHRONIZATION

The pins BUSY#, PEREQ, and ERROR# are used for various aspects of synchronization between the CPU and the MCP.

BUSY# is used to synchronize instruction transfer from the CPU to the Intel287 XL MCP. When the Intel287 XL MCP recognizes an ESC instruction, it asserts BUSY#. For most ESC instructions, the CPU waits for the Intel287 XL MCP to deassert BUSY# before sending the new opcode.

The MCP uses the PEREQ pin of the CPU to signal that the MCP is ready for data transfer to or from its data FIFO. The MCP does not directly access memory; rather, the CPU provides memory access services for the MCP. Thus, memory access on behalf of the MCP always obeys the rules applicable to the mode of the CPU, whether the CPU be in real-address mode or protected mode.

Once the CPU initiates an Intel287 XL MCP instruction that has operands, the CPU waits for PEREQ signals that indicate when the Intel287 XL MCP is ready for operand transfer. Once all operands have



been transferred (or if the instruction has no operands) the CPU continues program execution while the Intel287 XL MCP executes the ESC instruction.

In 8086/8087 systems, WAIT instructions may be required to achieve synchronization of both commands and operands. In Intel287 XL MCP systems, however, WAIT instructions are required only for operand synchronization; namely, after MCP stores to memory (except FSTSW and FSTCW) or load from memory. (In 80286/Intel287 XL MCP systems, WAIT is required before FLDENV and FRSTOR; with other CPU's, WAIT is not required in these cases.) Used this way, WAIT ensures that the value has already been written or read by the MCP before the CPU reads or changes the value.

Once it has started to execute a numerics instruction and has transferred the operands from the CPU, the Intel287 XL MCP can process the instruction in parallel with and independent of the host CPU. When the MCP detects an exception, it asserts the ERROR# signal, which causes a CPU interrupt.

#### 3.4 Bus Operation

With respect to bus interface, the Intel287 XL MCP is fully asynchronous with the CPU, even when it operates from the same clock source as the CPU. The CPU initiates a bus cycle for the MCP by activating both NPS1 # and NPS2, the MCP select signals. During the CLK period in which NPS1# and NPS2 are activated, the Intel287 XL MCP also examines the NPRD# and NPWR# input signals to determine whether the cycle is a read or a write cycle and examines the CMD0 and CMD1 inputs to determine whether an opcode, operand, or control/status register transfer is to occur. The Intel287 XL MCP activates its BUSY # output some time after the leading edge of the NPRD# or NPWR# signal. Input and output data are referenced to the trailing edges of the NPRD# and NPWR# signals.

The Intel287 XL MCP activates the PEREQ signal when it is ready for data transfer. In 80286/80C286 systems, the CPU activates PEACK# when no more data transfers are required, which causes the Intel287 XL MCP to deactivate PEREQ, halting the data transfer.

#### 3.5 80286/Intel287™ XL MCP, 80C286/Intel287™ XL MCP Interface and Socket Compatibility

The ceramic Intel287 XL MCP device can fit into existing 80287 sockets since the pin configuration is identical.

The CERDIP 80C287A utilizes a different pin configuration with extra power and ground pins. However, the Intel287 XL MCP operates in 80C287A sockets also. The extra power and ground pins are not connected inside the Intel287 XL MCP and not used. Refer to 80C287A data sheet (Order #240347).

Note that when the clock selection is CKM = 0, the Intel287 XL MCP divides the clock input by two, not by three as on the 80287. In this case, the Intel287 XL MCP will operate faster.

The interface between the Intel287 XL MCP and the 80286/80C286 CPU (illustrated in Figure 3.3) has these characteristics:

- The Intel287 XL MCP resides on the local data bus of the CPU.
- The CPU and Intel287 XL MCP share the same RESET signals. They may also share the same clock input; however, for greatest performance, an external oscillator may be needed.
- The corresponding BUSY#, ERROR#, PEREQ, and PEACK# pins are connected together.
- NPS2 is tied HIGH permanently, while NPS1#, CMD1, and CMD0 come from the latched address pins. The 80286 generates I/O addresses 00F8H, 00FAH, and 00FCH during MCP bus cycles. Address 00FEH is reserved.
- The Intel287 XL MCP NPRD# and NPWR# inputs are connected to I/O read and write signals from local bus control logic.






Figure 3.3. 80286/Intel287TM XL System Configuration

#### NOTE

Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

0°C to 85°C
-65°C to +150°C
$-0.5$ to $V_{CC} + 0.5V$
1.5 Watt

The typical relationship between I<sub>CC</sub> and the frequency of operation F is as follows:

LICHALI GILIGIILO

When the frequency is reduced below the minimum operating frequency specified in the AC Characteristics table, the internal states of the Intel287 XL MCP may become indeterminate. The Intel287 XL MCP clock cannot be stopped; otherwise,  $I_{CC}$  would increase significantly beyond what the equation above indicates. Power dissipation decreases with frequency for frequencies  $\geq$  4 MHz.

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### 4.3 D.C. Characteristics

Table 4.1. D.C. Specifications  $T_C = 0$  to 85 deg C,  $V_{CC} = 5V \pm 10\%$ 

Symbol	Parameter	Min	Max	Units	Test Conditions
VIL	Input LOW Voltage	-0.5	+0.8	V	
VIH	Input HIGH Voltage	2.0	V <sub>CC</sub> +0.5	V	
VICL	Clock Input LOW Voltage	-0.5	+0.8	V	Total I
VICH	Clock Input HIGH Voltage	2.0	V <sub>CC</sub> +0.5	V	NOTATION !
VOL	Output LOW Voltage		0.45	V	$I_{OL} = 3.0  \text{mA}$
VOH	Output HIGH Voltage	2.4		V	$I_{OH} = -0.4  \text{mA}$
Icc	Power Supply Current	STEEL BETT	135	mA	Note 1
ILI	Input Leakage Current		±10	μΑ	Note 2
ILO	I/O Leakage Current		±10	μΑ	Note 3
CIN	Input Capacitance		10	pF	Note 4
Co	I/O or Output Capacitance		12	pF	Note 4
CCLK	Clock Capacitance		20	pF	Note 4

#### NOTES:

1. 12.5 MHz operation, output load = 100 pF

 $2.0V \le V_{IN} \le V_{CC}$ 

 $3.0.45V \le V_{OUT} \le V_{CC} - 0.45$ 

 $4. F_C = 1MHz$ 

**Table 4.2. Timing Requirements**  $T_C = 0$  to 85 deg C,  $V_{CC} = 5V \pm 10\%$  All timings are measured at 1.5V unless otherwise specified

	(80) (80)	12.5	Test		
Symbol	Parameter 180	Min	Max (ns)	Conditions	
Tdvwh (t6) Twhdx (t7)	Data setup to NPWR# Data hold from NPWR#	43 14	e #RW9W	(08) vdlwT	
Trirh (t8) Twiwh (t9)	NPRD# active time NPWR# active time	59 59	NOPPD # , N	Titleri (E31)	
Tavwl (t10) Tavrl (t11)	Command valid to NPWR# Command valid to NPRD#	0	Data hold	(SEI) dprhT	
Tmhrl (t12)	Min delay from PEREQ active to NPRD# active	40	not tested.	o date final delay in he float cendition of	
Tklkh (t33) Tkhkl (t34) Tkhch (t35)	PEACK# active time PEACK# inactive time PEACK# inactive to NPRD#, NPWR# inactive	55 60 30	= 100pt. Israelic institution	O potbool AYSU reference data transfer	
Tklcl (t36)	PEACK# active setup to NPRD#, NPWR# active	30	9	Symbol	
Tchkl (t37)	NPRD#, NPWR# inactive to PEACK# active	-30	okan N C	Tolof (Ma)	
Twhax (t18) Trhax (t19)	Command hold from NPWR# Command hold from NPRD#	12	CUK tow t	(tib) Tolch (t2a)	
Tivcl (t20) Tclih (t21)	NPRD#, NPWR#, RESET to CLK setup time NPRD#, NPWR#, RESET from	46	GLK high	Note 1	
Tpaksu (t38)	CLK hold time PEACK# setup to RESET falling edge	80		Tehronz (tri) Tehzehr (ts)	
Tpakhd (t39)	PEACK# hold from RESET falling edge	80		MED.	
Trscl (t24) Tclrs (t25)	RESET to CLK setup RESET from CLK hold	21 14	y	Note 1 Note 1	
Tcmdi (t26)	Command inactive time Write to write Read to read Read to write Write to read			Proper ogeration da Provides compatibili	

**NOTE:**1. This is an asynchronous input. This specification is given for testing purposes only, to assure recognition at a specific CLK edge (not tested).



**Table 4.3. Timing Responses** 

Symbol	rents To = 0 w 75 doo 0 doo = 5V ± 109	12.5	Test	
	Parameter	Min (ns)	Max (ns)	Conditions
Trhqz (t27) Trlqv (t28)	NPRD# inactive to data float* NPRD# active to data valid	Parameto	18 50	Note 2 Note 3
Tilbh (t29)	ERROR# active to BUSY# inactive	104	- defi	Note 4
Twlbv (t30)	NPWR# active to BUSY# active	MYSM mont blu	80	Note 4
Tklml (t31)	NPRD#, NPWR# or PEACK# active to PEREQ inactive	amit evitas t	80	Note 5
Trhqh (t32)	Data hold from NPRD# inactive	2	Comm	Note 3

#### NOTES

\* The data float delay is not tested.

2. The float condition occurs when the measured output current is less than I<sub>OL</sub> on D<sub>15</sub>-D<sub>0</sub>.

3.  $D_{15}$ – $D_0$  loading:  $C_L = 100$ pf. 4. BUSY# loading:  $C_L = 100$ pf.

5. On last data transfer of numeric instruction.

#### **Table 4.4. Clock Timings**

			12.5	MHz	Test Conditions		
Symbol	Parame	ter	Min	Max			
			(ns)	(ns)	Fourse (1943)		
Tclcl (t1a)	CLK period	CKM=1	80	250	P 01		
(t1b)		CKM=0	40	125	Twhax (118) Com		
Tclch (t2a)	CLK low time	CKM=1	35	of blort break	moO (ern xem)		
(t2b)		CKM=0	9	COLUMN DO	Note 6, 10		
Tchcl (t3a)	CLK high time	CKM=1	35	comit mutaca	$V_{CC} = \pm 10\%$		
		CKM=1	28	4 STARSBI NAT	V <sub>CC</sub> = ±5%, Note 11		
(t3b)		CKM=0	13	could blood	Note 7, 10		
Tch1ch2 (t4)			73230	10	Note 8		
Tch2ch1 (t5)			The second secon	10	Note 9		

#### NOTES:

6. At 0.8V.

7. At 2.0V.

8. CKM=1: 3.5V to 1.0V

9. CKM=1: 1.0V to 3.5V

10. Proper operation can also be achieved by meeting the CPU specification

11. Provides compatibility for sockets designed for Intel 80287-6/8/10 MHz Math CoProcessors.






Figure 4.1. AC Drive and Measurement Points—CLK Input




Figure 4.2. AC Setup, Hold, and Delay Time Measurements—General




Figure 4.3. AC Test Loading on Outputs

RESET, NPWR#, NPRD# inputs are asynchronous to CLK. Timing requirements in Figures 4.7 through 4.10 are given for testing purposes only, to assure recognition at a specific CLK edge.






Figure 4.4. Data Transfer Timing (Initiated by CPU)





Figure 4.5. Data Channel Timing (Initiated by Intel287™ XL)








Figure 4.7. CLK, RESET Timing (CKM = 1)




Figure 4.8. CLK, NPRD#, NPWR# Timing (CKM = 1)




Figure 4.9. CLK, RESET Timing (CKM = 0)




Figure 4.10. CLK, NPRD#, NPWR# Timing (CKM=0)




Figure 4.11. RESET, PEACK # Setup and Hold Timing



# 5.0 Intel287™ XL MCP EXTENSIONS TO THE CPU'S INSTRUCTION SET

Instructions for the Intel287 XL MCP assume one of the five forms shown in Table 5-1. In all cases, instructions are at least two bytes long and begin with the bit pattern 11011B, which identifies the ESCAPE class of instruction. Instructions that refer to memory operands specify addresses using the CPU's addressing modes.

MOD (Mode field) and R/M (Register/Memory specifier) have the same interpretation as the corresponding fields of CPU instructions (refer to Programmer's Reference Manual for the CPU). The DISP (displacement) is optionally present in instruc-

tions that have MOD and R/M fields. Its presence depends on the values of MOD and R/M, as for instructions of the CPU.

The instruction summaries that follow assume that the instruction has been prefetched, decoded, and is ready for execution; that bus cycles do not require wait states; that there are no local bus HOLD requests delaying processor access to the bus; and that no exceptions are detected during instruction execution. Timings are given in internal Intel287 XL MCP clocks and include the time for opcode and data transfer between the CPU and the MCP. If the instruction has MOD and R/M fields that call for both base and index registers, add one clock.

**Table 5.1. Instruction Formats** 

		0.00							Later to the later	ACTION OF THE RESIDENCE AND ADDRESS.	
	Instruction										
	er er	First Byte Second Byte									
1	11011	OF	PA	1	M	OD	1	OPB	DISP		
2	11011	M	F	OPA	M	OD	OPB*		R/M	DISP	
3	11011	d	Р	OPA	1	1	(	OPB*	ST(i)	ME = Campara	
4	11011	0	0	quantue	1.00	001	1,00		P	romam las Areget	
5	11011	0	1	1	1118	rar1	1000		P	(0)(18 b) (0)	
	15-11	10	9	8	7	6	5	4 3	2 1 0	1000 M = 1000	

OP = Instruction opcode, possibly split into two fields OPA and OPB

MF = Memory Format

00-32-bit real

01-32-bit integer

10-64-bit real

11-16-bit integer

d = Destination

0-Destination is ST(0)

1-Destination is ST(i)

R XOR d = 0-Destination (Op) Source

R XOR d = 1-Source (Op) Destination

\*In FSUB and FDIV, the low-order bit of the OPB is the R (reversed) bit

P = Pop

0-Do not pop stack

1-Pop stack after operation

ESC = 11011

ST(i) = Register stack element i

000 = Stack top

001 = Second stack element

.

111 = Eighth stack element



#### Intel287TM XL MCP Extension to the CPU's Instruction Set

ni sot es. MND bas GOM to se		Encoding	WHITELA	Clock Count Range				
Instruction	Byte 0	Byte 1	Optional Bytes 2-3	32-Bit Real	32-Bit Integer	64-Bit Real	16-Bit Integer	
DATA TRANSFER				WAVE.				
FLD = Load <sup>a</sup> Integer/real memory to ST(0)	ESC MF 1	MOD 000 R/M	SIB/DISP	36	61-68	45	61-65	
Long integer memory to ST(0)	ESC 111	MOD 101 R/M	SIB/DISP	-		-87		
Extended real memory to ST(0)	ESC 011	MOD 101 R/M	SIB/DISP	habi da		8		
BCD memory to ST(0)	ESC 111	MOD 100 R/M	SIB/DISP	urli enoit	retributed to	-279		
ST(i) to ST(0)	ESC 001	11000 ST(i)	GIB/DIGI	nisu ae		1		
FST = Store	200 001	11000 01(1)				.3900.11		
ST(0) to integer/real memory	ESC MF 1	MOD 010 R/M	SIB/DISP	51	86-100	56	88-101	
ST(0) to ST(i)	ESC 101	11010 ST(i)	OID/DIOF	rpretatio	emie inte	e eni e	00-101	
FSTP = Store and Pop	200 101	1 1101001(1)		pitomia		8 ebled		
ST(0) to integer/real memory	ESC MF 1	MOD 011 R/M	SIB/DISP	51	86-100	EC S	88-101	
ST(0) to long integer memory	ESC 111	MOD 111 R/M	SIB/DISP	= 31		108	00-101	
ST(0) to extended real	ESC 011	MOD 111 R/M	SIB/DISP			108		
Invalled to	ESC 111							
ST(0) to BCD memory		MOD 110 R/M	SIB/DISP	elVE I	La James C	-542		
ST(0) to ST(i)	ESC 101	11001 ST (i)		-		9		
FXCH = Exchange	F00.004	14004 07/0		AHO		rioth		
ST(i) and ST(0)	ESC 001	11001 ST(i)		MF	2	5		
COMPARISON FCOM = Compare				9				
Integer/real memory to ST(0)	ESC MF 0	MOD 010 R/M	SIB/DISP	42	72-79	51	71-75	
ST(i) to ST(0)	ESC 000	11010 ST(i)		1	0 3	11011		
FCOMP = Compare and pop	b 8			0				
Integer/real memory to ST	ESC MF 0	MOD 011 R/M	SIB/DISP	42	72-79	51	71-77	
ST(i) to ST(0)	ESC 000	11011 ST(i)		inde finas	3	3		
FCOMPP = Compare and pop twice		instign is STID)						
ST(1) to ST(0)	ESC 110	1101 1001			3	3		
FTST = Test ST(0)	ESC 001	1110 0100			9	5		
FUCOM = Unordered compare	ESC 101	11100 ST(i)				1		
FUCOMP = Unordered compare	200 101	1110001()		130 130				
and pop	ESC 101	11101 ST(i)			9	3		
FUCOMPP = Unordered compare					3434.5	30000		
and pop twice	ESC 010	1110 1001			3	3		
FXAM = Examine ST(0)	ESC 001	11100101			37-	-45		
CONSTANTS								
FLDZ = Load + 0.0 into ST(0)	ESC 001	1110 1110			2	7		
FLD1 = Load + 1.0 into ST(0)	ESC 001	1110 1000				1		
FLDPI = Load pi into ST(0)	ESC 001							
		1110 1011				7		
FLDL2T = Load log <sub>2</sub> (10) into ST(0)	ESC 001	1110 1001		1	4	7		

Shaded areas indicate instructions not available in 8087/80287, but available on 80C287A and Intel287 XL MCP.

#### NOTE

a. When loading single- or double-precision zero from memory, add 5 clocks.



#### Intel287TM XL MCP Extension to the CPU's Instruction Set (Continued)

Annual Property Control		Encoding	Clock Count Range				
Instruction	Byte 0	Byte 1	Optional Bytes 2-3	32-Bit Real	16-Bit Integer		
CONSTANTS (Continued)							
FLDL2E = Load log <sub>2</sub> (e) into ST(0)	ESC 001	1110 1010			4	7	
FLDLG2 = Load log <sub>10</sub> (2) into ST(0)	ESC 001	1110 1100		E .	(O) T2 to 24	8	
FLDLN2 = Load log <sub>e</sub> (2) into ST(0)	ESC 001	1110 1101			4	8	
ARITHMETIC FADD = Add							
Integer/real memory with ST(0)	ESC MF 0	MOD 000 R/M	SIB/DISP	40-48	73-78	49-79	71-85
ST(i) and ST(0)	ESC'd P 0	11000 ST(i)			30-	38b	
FSUB = Subtract				1 10.5			
Integer/real memory with ST(0)	ESC MF 0	MOD 10 R R/M	SIB/DISP	40-48	73-98	49-77	71-83°
ST(i) and ST(0)	ESC d P 0	1110 R R/M			33-	41d	
FMUL = Multiply							
Integer/real memory with ST(0)	ESC MF 0	MOD 001 R/M	SIB/DISP	43-51	77-88	52-77	76-87
ST(i) and ST(0)	ESC d P 0	1100 1 R/M			25-	53e	
FDIV = Divide							
Integer/real memory with ST(0)	ESC MF 0	MOD 11 R R/M	SIB/DISP	105	136-143f	114	136-1409
ST(i) and ST(0)	ESC d P 0	1111 R R/M			9	5h	
FSQRTI = Square root	ESC 001	1111 1010			129-	-136	
FSCALE = Scale ST(0) by ST(1)	ESC 001	1111 1101			74-	-93	
FPREM = Partial remainder of ST(0) ÷ ST(1)	ESC 001	1111 1000		D	81-	162	
FPREM1 = Partial remainder							
(IEEE)	ESC 001	1111 0101			102-	-192	State of the
FRNDINT = Round ST(0) to integer	ESC 001	1111 1100			73-	-87	
FXTRACT = Extract components		STR COORT					
of ST(0)	ESC 001	1111 0100		17	75-	-83	
FABS = Absolute value of ST(0)	ESC 001	1110 0001			2		
FCHS = Change sign of ST(0)	ESC 001	1110 0000		VE JOR BOS	31-	-37	

Shaded areas indicate instructions not available in 8087/80287, but available on Intel287 XL MCP and 80C287A.

- b. Add 3 clocks to the range when d = 1.
- c. Add 1 clock to each range when R = 1.
- d. Add 3 clocks to the range when d = 0.
  e. Typical = 48 (When d = 0, 42-50, typical = 45).
- f. Add 1 clock to the range when R = 1.
- g. 135-141 when R = 1.
- h. Add 3 clocks to the range when d = 1.
- i.  $-0 \le ST(0) \le +\infty$ .



#### Intel287TM XL MCP Extension to the CPU's Instruction Set (Continued)

Circle Caust Resolu	<b>Property</b>	Encoding		
Instruction	Byte 0	Byte 1	Optional Bytes 2-3	Clock Count Range
TRANSCENDENTAL				
FCOS = Cosine of ST(0)	ESC 001	1111 1111		130-779
FPTANk = Partial tangent of ST(0)	ESC 001	1111 0010	1 100 003	198-504i
FPATAN = Partial arctangent	ESC 001	1111 0011	1 7 FOR 1889 1	321-494
FSIN = Sine of ST(0)	ESC 001	1111 1110		129-778
FSINCOS = Sine and cosine of ST(0)	ESC 001	1111 1011		201-816
F2XM1 = 2ST(0) - 1	ESC 001	1111 0000	O RADES I	215-483
$FYL2X^m = ST(1) * log_2(ST(0))$	ESC 001	1111 0001	695368	127-545
$FYL2XP1^n = ST(1) * log_2(ST(0) + 1.0)$	ESC 001	1111 1001	1	264-554
PROCESSOR CONTROL			ESCAPO I	
FINIT = Initialize MCP	ESC 011	1110 0011	1 096063 T	25 00 TB bns 10 TB
FSETPM = Set protected mode	ESC 011	1110 0100	1 20 10 00 3	12 yestels + att
FRSTPM = Reset protected mode	ESC 011	1111 0100	0 7M 369	12
FSTSW AX = Store status word	ESC 111	1110 0000	E was seen	18 (0)12 bris (01)
FLDCW = Load control word	ESC 001	MOD 101 R/M	SIB/DISP	33
FSTCW = Store control word	ESC 101	MOD 111 R/M	SIB/DISP	(0)13 and 8 contemporary
FSTSW = Store status word	ESC 101	MOD 111 R/M	SIB/DISP	18 (DITE bes (01)
FCLEX = Clear exceptions	ESC 011	1110 0010	100 003	8 01 01 01 02 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FSTENV = Store environment	ESC 001	MOD 110 R/M	SIB/DISP	192-193
FLDENV = Load environment	ESC 001	MOD 100 R/M	SIB/DISP	85 m luha9 = kan
FSAVE = Save state	ESC 101	MOD 110 R/M	SIB/DISP	521-522
FRSTOR = Restore state	ESC 101	MOD 100 R/M	SIB/DISP	396
FINCSTP = Increment stack pointer	ESC 001	1111 0111	1 100 001	28
FDECSTP = Decrement stack pointer	ESC 001	1111 0110		29
FFREE = Free ST(i)	ESC 101	1100 0 ST(i)		atrelicon 25 bend = 10 ART
FNOP = No operations	ESC 001	1101 0000	1 roc 083	19

Shaded areas indicate instructions not available in 8087/80287, but available on Intel287 XL MCP and 80C287A.

j. These timings hold for operands in the range  $|x| < \pi/4$ . For operands not in this range, up to 78 additional clocks may be needed to reduce the operand.

k.  $0 \le |ST(0)| < 263$ .

m.  $0 \le |ST(0)| < 2^{-C}$ . m.  $0 \le ST(0) \le 1.0$ . m.  $0 \le ST(0) < \infty, -\infty < ST(1) < +\infty$ . n.  $0 \le |ST(0)| < (2 - SQRT(2))/2, -\infty < ST(1) < +\infty$ .



## 82C288 BUS CONTROLLER FOR 80286 PROCESSORS (82C288-12, 82C288-10, 82C288-8)

- Provides Commands and Controls for Local and System Bus
- Wide Flexibility in System Configurations
- **High Speed CHMOS III Technology**
- Fully Compatible with the HMOS 82288
- Fully Static Device
- Available in 20 Pin PLCC (Plastic Leaded Chip Carrier) and 20 Pin Cerdip Packages

(See Packaging Spec, Order #231369)

The Intel 82C288 Bus Controller is a 20-pin CHMOS III component for use in 80286 microsystems. The 82C288 is fully compatible with its predecessor the HMOS 82288. The bus controller is fully static and supports a low power mode. The bus controller provides command and control outputs with flexible timing options. Separate command outputs are used for memory and I/O devices. The data bus is controlled with separate data enable and direction control signals.

Two modes of operation are possible via a strapping option: MULTIBUS I compatible bus cycles, and high speed bus cycles.




Figure 1. 82C288 Block Diagram






Figure 2. 82C288 Pin Configuration



## Table 1. Pin Description

The following pin function descriptions are for the 82C288 bus controller.

Symbol	Туре	Name and Function  SYSTEM CLOCK provides the basis timing control for the 920299 in an 90296											
CLK	WOJ er bne aud	SYSTEM CLOCK provides the basic timing control for the 82C288 in an 80286 microsystem. Its frequency is twice the internal processor clock frequency. The falling edge of this input signal establishes when inputs are sampled and command and contoutputs change.											
<u>S0, S1</u>	l erthe l Insotive	BUS CYCLE STATUS starts a bus cycle and, along with M/IO, defines the type cycle. These inputs are active LOW. A bus cycle is started when either S1 or S0 sampled LOW at the falling edge of CLK. Setup and hold times must be met for operation.											
	bins luni	mmeo s	ete its	vitos	80286 Bus Cycle Status Definition								
	ndian k	M/IO	S1	<u>50</u>	Type of Bus Cycle								
	blor of	0	0	0	Interrupt Acknowledge	0	ALE						
	AHE	0	0	11	I/O Read								
	tion of the	0	1	0	I/O Write								
		0	1	1	None; Idle								
	ELS INC	as pibb	0	0	Halt or Shutdown								
	101 8 401	sec <sub>1</sub> bbs	0	1	Memory Read								
	1 238 ht	1	1	0	Memory Write								
	100100	1	1	1	None; Idle								
MB stab	Case and a control of the control of	MULT When LOW, cycles	IBUS HIGH the bu	MOD I, the us con funct	ce. When LOW, the current bus cycle is in the I/oe met for proper operation.  E SELECT determines timing of the command a bus controller operates with MULTIBUS I compartroller optimizes the command and control outpion of the CEN/AEN input pin is selected by this ing option and not dynamically changed.	and control atible timing out timing fo	outputs. s. When r short bus						
CENL	wis at We of the	contro input la approp one bu	eller to atche oriate us it ca ers. N	d inte	BLE LATCHED is a bus controller select signal ond to the current bus cycle being initiated. CEN rnally at the end of each T <sub>S</sub> cycle. CENL is used controller for each bus cycle in a system where the this input may be connected to V <sub>CC</sub> to select trol inputs affect CENL. Setup and hold times may	IL is an acti I to select the he CPU has this 82C28	ve HIGH ne more than 8 for all						
CMDLY	the discount of the discount o	input. I sample READ termin satisfie	If samed at Y is determined the same at th	the netective bus prop	AY allows delaying the start of a command. CMI HIGH, the command output is not activated and ext CLK cycle. When sampled LOW the selected ed LOW before the command output is activated a cycle, even if no command was issued. Setup a per operation. This input may be connected to GNI tarting a command. This input has no effect on 8	CMDLY is a command to the 82C20 and hold time ND if no delay.	again is enabled. If 88 will ies must be ays are						
READY	V J GBAS	MULTI	IBUS ne act Setup	I mod ive. F	the end of the current bus cycle. READY is an a le requires at least one wait state to allow the context. The context is a least one wait state to allow the context is a least one wait state to allow the context is a least one wait state to allow the context is a least one wait state to allow the context is a least one wait state to allow the context is a least one wait state to allow the context is a least one wait state to allow the context is a least one wait state to allow the context is a least one wait state to allow the context is a least one wait state to allow the context is an a least one wait state to allow the context is an a least one wait state to allow the context is an a least one wait state to allow the context is an a least one wait state to allow the context is a least one wait state. The context is a least one wait state to allow the context is a least one wait state to allow the conte	mmand out 2C288 into	tputs to the idle						



Table 1. Pin Description (Continued)

Symbol	Туре	Name and Function
CEN/AEN	1 0 in an 802	COMMAND ENABLE/ADDRESS ENABLE controls the command and DEN outputs of the bus controller. CEN/AEN inputs may be asynchronous to CLK. Setup and hold times are given to assure a guaranteed response to synchronous inputs. This input may be connected to V <sub>CC</sub> or GND.
	equency. I comment efines the I either S1 or	When MB is HIGH this pin has the AEN function. AEN is an active LOW input which indicates that the CPU has been granted use of a shared bus and the bus contoller command outputs may exit 3-state OFF and become inactive (HIGH). AEN HIGH indicates that the CPU does not have control of the shared bus and forces the command outputs into 3-state OFF and DEN inactive (LOW).
		When MB is LOW this pin has the CEN function. CEN is an unlatched active HIGH input which allows the bus controller to activate its command and DEN outputs. With MB LOW, CEN LOW forces the command and DEN outputs inactive but does not tristate them.
ALE	0	ADDRESS LATCH ENABLE controls the address latches used to hold an address stable during a bus cycle. This control output is active HIGH. ALE will not be issued for the halt bus cycle and is not affected by any of the control inputs.
MCE viornem e box quite		MASTER CASCADE ENABLE signals that a cascade address from a master 8259A interrupt controller may be placed onto the CPU address bus for latching by the address latches under ALE control. The CPU's address bus may then be used to broadcast the cascade address to slave interrupt controllers so only one of them will respond to the interrupt acknowledge cycle. This control output is active HIGH. MCE is only active during interrupt acknowledge cycles and is not affected by any control input. Using MCE to enable cascade address drivers requires latches which save the cascade address on the falling edge of ALE.
DEN	0	DATA ENABLE controls when data transceivers connected to the local data bus should be enabled. DEN is an active HIGH control output. DEN is delayed for write cycles in the MULTIBUS I mode.
DT/R	O ane fibirfw to a ne of 1 t select t	DATA TRANSMIT/RECEIVE establishes the direction of data flow to or from the local data bus. When HIGH, this control output indicates that a write bus cycle is being performed. A LOW indicates a read bus cycle. DEN is always inactive when DT/R changes states. This output is HIGH when no bus cycle is active. DT/R is not affected by any of the control inputs.
IOWC	rem ad fat	I/O WRITE COMMAND instructs an I/O device to read the data on the data bus. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.
IORC	0 V X	I/O READ COMMAND instructs an I/O device to place data onto the data bus. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.
MWTC	SOS One; Wilder bo leb on % G	MEMORY WRITE COMMAND instructs a memory device to read the data on the data bus. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.
MRDC	ACT O	MEMORY READ COMMAND instructs the memory device to place data onto the data bus. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.



Table 1. Pin Description (Continued)

Symbol	Туре	Name and Function
INTA na	yd Oolds	INTERRUPT ACKNOWLEDGE tells an interrupting device that its interrupt request is being acknowledged. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.
Vcc	prioriario en	System Power: +5V Power Supply
GND	ant tot emil	System Ground: 0V

Table 2. Command and Control Outputs for Each Type of Bus Cycle

Type of Bus Cycle	M/IO	S1	<u>\$0</u>	Command Activated	DT/R State	ALE, DEN Issued?	MCE Issued?
Interrupt Acknowledge	0	0	0	INTA	LOW	YES	YES
I/O Read	0	0	1	IORC	LOW	YES	NO
I/O Write	0	iotes	0	IOWC	HIGH	YES	NO
None; Idle	0	oid 1 us	0.14	None	HIGH	NO	NO
Halt/Shutdown	I tier eno	0	0	None	HIGH	NO	NO
Memory Read	1	0	erito.	MRDC	LOW	YES	NO
Memory Write	BEI 10 EC	1	0	MWTC	HIGH	YES	NO
None; Idle	s if 1serte	adario	oldio	None	HIGH	NO	NO

### **Operating Modes**

Two types of buses are supported by the 82C288: MULTIBUS I and non-MULTIBUS I. When the MB input is strapped HIGH, MULTIBUS I timing is used. In MULTIBUS I mode, the 82C288 delays command and data activation to meet IEEE-796 requirements on address to command active and write data to command active setup timing. MULTIBUS I mode requires at least one wait state in the bus cycle since the command outputs are delayed. The non-MULTIBUS I mode does not delay any outputs and does not require wait states. The MB input affects the timing of the command and DEN outputs.

#### **Command and Control Outputs**

The type of bus cycle performed by the local bus master is encoded in the M/ $\overline{\text{IO}}$ ,  $\overline{\text{S1}}$ , and  $\overline{\text{S0}}$  inputs. Different command and control outputs are activated depending on the type of bus cycle. Table 2 indicates the cycle decode done by the 82C288 and the effect on command, DT/ $\overline{\text{R}}$ , ALE, DEN, and MCE outputs.

Bus cycles come in three forms: read, write, and halt. Read bus cycles include memory read, I/O read, and interrupt acknowledge. The timing of the associated read command outputs (MRDC, IORC,

and INTA), control outputs (ALE, DEN, DT/R) and control inputs (CEN/AEN, CENL, CMDLY, MB, and READY) are identical for all read bus cycles. Read cycles differ only in which command output is activated. The MCE control output is only asserted during interrupt acknowledge cycles.

Write bus cycles activate different control and command outputs with different timing than read bus cycles. Memory write and I/O write are write bus cycles whose timing for command outputs (MWTC and IOWC), control outputs (ALE, DEN, DT/R) and control inputs (CEN/AEN, CENL, CMDLY, MB, and READY) are identical. They differ only in which command output is activated.

Halt bus cycles are different because no command or control output is activated. All control inputs are ignored until the next bus cycle is started via  $\overline{S1}$  and  $\overline{S0}$ .

#### **Static Operation**

All 82C288 circuitry is of static design. Internal registers and logic are static and require no refresh as with dynamic circuit design. This eliminates the minimum operating frequency restriction placed on the HMOS 82288. The CHMOS III 82C288 can operate from DC to the appropriate upper frequency limit.

LOW) and held there indefinitely.

Power dissipation is directly related to operating frequency. As the system frequency is reduced, so is the operating power. When the clock is stopped to the 82C288, power dissipation is at a minimum. This is useful for low-power and portable applications.

#### **FUNCTIONAL DESCRIPTION**

#### Introduction

The 82C288 bus controller is used in 80286 systems to provide address latch control, data transceiver control, and standard level-type command outputs. The command outputs are timed and have sufficient drive capabilities for large TTL buses and meet all IEEE-796 requirements for MULTIBUS I. A special MULTIBUS I mode is provided to satisfy all address/data setup and hold time requirements. Command timing may be tailored to special needs via a CMDLY input to determine the start of a command and READY to determine the end of a command.

Connection to multiple buses are supported with a latched enable input (CENL). An address decoder can determine which, if any, bus controller should be enabled for the bus cycle. This input is latched to allow an address decoder to take full advantage of the pipelined timing on the 80286 local bus.

ported. An AEN input prevents the bus controller from driving the shared bus command and data signals except when enabled by an external MULTIBUS I type bus arbiter.

Separate DEN and DT/ $\overline{R}$  outputs control the data transceivers for all buses. Bus contention is eliminated by disabling DEN before changing DT/ $\overline{R}$ . The DEN timing allows sufficient time for tristate bus drivers to enter 3-state OFF before enabling other drivers onto the same bus.

The term CPU refers to any 80286 processor or 80286 support component which may become an 80286 local bus master and thereby drive the 82C288 status inputs.

#### **Processor Cycle Definition**

Any CPU which drives the local bus uses an internal clock which is one half the frequency of the system clock (CLK) (see Figure 3). Knowledge of the phase of the local bus master internal clock is required for proper operation of the 80286 local bus. The local bus master informs the bus controller of its internal clock phase when it asserts the status signals. Status signals are always asserted beginning in Phase 1 of the local bus master's internal clock.




Figure 3. CLK Relationship to the Processor Clock and Bus T-States



#### **Bus State Definition**

The 82C288 bus controller has three bus states (see Figure 4): Idle (T<sub>I</sub>) Status (T<sub>S</sub>) and Command (T<sub>C</sub>). Each bus state is two CLK cycles long. Bus state phases correspond to the internal CPU processor clock phases.

The  $T_l$  bus state occurs when no bus cycle is currently active on the 80286 local bus. This state may be repeated indefinitely. When control of the local bus is being passed between masters, the bus remains in the  $T_l$  state.




Figure 4. 82C288 Bus States

#### Bus Cycle Definition

The  $\overline{S1}$  and  $\overline{S0}$  inputs signal the start of a bus cycle. When either input becomes LOW, a bus cycle is started. The  $T_S$  bus state is defined to be the two CLK cycles during which either  $\overline{S1}$  or  $\overline{S0}$  are active (see Figure 5). These inputs are sampled by the 82C288 at every falling edge of CLK. When either  $\overline{S1}$  or  $\overline{S0}$  are sampled LOW, the next CLK cycle is considered the second phase of the internal CPU clock cycle.

The local bus enters the  $T_C$  bus state after the  $T_S$  state. The shortest bus cycle may have one  $T_S$  state and one  $T_C$  state. Longer bus cycles are formed by repeating  $T_C$  state. A repeated  $T_C$  bus state is called a wait state.

The  $\overline{\text{READY}}$  input determines whether the current  $T_C$  bus state is to be repeated. The  $\overline{\text{READY}}$  input has the same timing and effect for all bus cycles.  $\overline{\text{READY}}$  is sampled at the end of each  $T_C$  bus state to see if it is active. If sampled HIGH, the  $T_C$  bus state is repeated. This is called inserting a wait state. The control and command outputs do not change during wait states.

When  $\overline{\text{READY}}$  is sampled LOW, the current bus cycle is terminated. Note that the bus controller may enter the T<sub>S</sub> bus state directly from T<sub>C</sub> if the status lines are sampled active at the next falling edge of CI K




Figure 5. Bus Cycle Definition

Figures 6 through 10 show the basic command and control output timing for read and write bus cycles. Halt bus cycles are not shown since they activate no outputs. The basic idle-read-idle and idle-write-idle bus cycles are shown. The signal label CMD represents the appropriate command output for the bus cycle. For Figures 6 through 10, the CMDLY input is connected to GND and CENL to V<sub>CC</sub>. The effects of CENL and CMDLY are described later in the section on control inputs.

Figures 6, 7 and 8 show non-MULTIBUS I cycles. MB is connected to GND while CEN is connected to  $V_{CC}$ . Figure 6 shows a read cycle with no wait states while Figure 7 shows a write cycle with one wait state. The  $\overline{READY}$  input is shown to illustrate how wait states are added.




Figure 6. Idle-Read-Idle Bus Cycles with MB = 0




Figure 7. Idle-Write-Idle Bus Cycles with MB = 0



Bus cycles can occur back to back with no  $T_I$  bus states between  $T_C$  and  $T_S$ . Back to back cycles do not affect the timing of the command and control outputs. Command and control outputs always reach the states shown for the same clock edge (within  $T_S$ ,  $T_C$  or following bus state) of a bus cycle.

A special case in control timing occurs for back to back write cycles with MB = 0. In this case,  $DT/\overline{R}$  and DEN remain HIGH between the bus cycles (see Figure 8). The command and ALE output timing does not change.

Figures 9 and 10 show a MULTIBUS I cycle with MB = 1. AEN and CMDLY are connected to GND. The effects of CMDLY and AEN are described later in the section on control inputs. Figure 9 shows a read cycle with one wait state and Figure 10 shows a write cycle with two wait states. The second wait state of the write cycle is shown only for example purposes and is not required. The READY input is shown to illustrate how wait states are added.




Figure 8. Write-Write Bus Cycles with MB = 0




Figure 9. Idle-Read-Idle Bus Cycles with 1 Wait State and with MB = 1






Figure 10. Idle-Write-Idle Bus Cycles with 2 Wait States and with MB = 1

The MB control input affects the timing of the command and DEN outputs. These outputs are automatically delayed in MULTIBUS I mode to satisfy three requirements:

- 50 ns minimum setup time for valid address before any command output becomes active.
- 50 ns minimum setup time for valid write data before any write command output becomes active.
- 65 ns maximum time from when any read command becomes inactive until the slave's read data drivers reach 3-state OFF.

Three signal transitions are delayed by MB=1 as compared to MB=0:

- The HIGH to LOW transition of the read command outputs (IORC, MRDC, and INTA) are delayed one CLK cycle.
- The HIGH to LOW transition of the write command outputs (IOWC and MWTC) are delayed two CLK cycles.
- The LOW to HIGH transition of DEN for write cycles is delayed one CLK cycle.

Back to back bus cycles with MB = 1 do not change the timing of any of the command or control outputs. DEN always becomes inactive between bus cycles with MB = 1.

Except for a halt or shutdown bus cycle, ALE will be issued during the second half of  $T_S$  for any bus cycle. ALE becomes inactive at the end of the  $T_S$  to allow latching the address to keep it stable during the entire bus cycle. The address outputs may change during Phase 2 of any  $T_C$  bus state. ALE is not affected by any control input.

Figure 11 shows how MCE is timed during interrupt acknowledlge (INTA) bus cycles. MCE is one CLK cycle longer than ALE to hold the cascade address from a master 8259A valid after the falling edge of ALE. With the exception of the MCE control output, an INTA bus cycle is identical in timing to a read bus cycle. MCE is not affected by any control input.






Figure 11. MCE Operation for an INTA Bus Cycle

#### **Control Inputs**

The control intputs can alter the basic timing of command outputs, allow interfacing to multiple buses, and share a bus between different masters. For many 80286 systems, each CPU will have more than one bus which may be used to perform a bus cycle. Normally, a CPU will only have one bus controller active for each bus cycle. Some buses may be shared by more than one CPU (i.e. MULTIBUS) requiring only one of them use the bus at a time.

Systems with multiple and shared buses use two control input signals of the 82C288 bus controller, CENL and AEN (see Figure 12). CENL enables the bus controller to control the current bus cycle. The AEN input prevents a bus controller from driving its command outputs. AEN HIGH means that another bus controller may be driving the shared bus.

In Figure 12, two buses are shown: a local bus and a MULTIBUS I. Only one bus is used for each CPU bus cycle. The CENL inputs of the bus controller select which bus controller is to perform the bus cycle. An address decoder determines which bus to use for each bus cycle. The 82C288 connected to the shared MULTIBUS I must be selected by CENL and be given access to the MULTIBUS I by AEN before it will begin a MULTIBUS I operation.

CENL must be sampled HIGH at the end of the  $T_S$  bus state (see waveforms) to enable the bus controller to activate its command and control outputs. If sampled LOW the commands and DEN will not go active and DT/ $\overline{R}$  will remain HIGH. The bus controller will ignore the CMDLY, CEN, and  $\overline{READY}$  inputs until another bus cycle is started via  $\overline{S1}$  and  $\overline{S0}$ . Since an address decoder is commonly used to identify which bus is required for each bus cycle, CENL is latched to avoid the need for latching its input.

The CENL input can affect the DEN control output. When MB = 0, DEN normally becomes active during Phase 2 of  $T_S$  in write bus cycles. This transition occurs before CENL is sampled. If CENL is sampled LOW, the DEN output will be forced LOW during  $T_C$  as shown in the timing waveforms.

When MB = 1, CEN/ $\overline{AEN}$  becomes  $\overline{AEN}$ .  $\overline{AEN}$  controls when the bus controller command outputs enter and exit 3-state OFF.  $\overline{AEN}$  is intended to be driven by a MULTIBUS I type bus arbiter, which assures only one bus controller is driving the shared bus at any time. When  $\overline{AEN}$  makes a LOW to HIGH transition, the command outputs immediately enter 3-state OFF and DEN is forced inactive. An inactive DEN should force the local data transceivers connected to the shared data bus into 3-state OFF (see Figure 12). The LOW to HIGH transition of  $\overline{AEN}$  should only occur during  $T_1$  or  $T_S$  bus states.

The HIGH to LOW transition of  $\overline{AEN}$  signals that the bus controller may now drive the shared bus command signals. Since a bus cycle may be active or be in the process of starting,  $\overline{AEN}$  can become active during any T-state.  $\overline{AEN}$  LOW immediately allows DEN to go to the appropriate state. Three CLK edges later, the command outputs will go active (see timing waveforms). The MULTIBUS I requires this delay for the address and data to be valid on the bus before the command becomes active.

When MB = 0, CEN/ $\overline{\text{AEN}}$  becomes CEN. CEN is an asynchronous input which immediately affects the command and DEN outputs. When CEN makes a HIGH to LOW transition, the commands and DEN

outputs immediately go to the appropriate state (see timing waveforms). READY must still become active to terminate a bus cycle if CEN remains LOW for a selected bus controller (CENL was latched HIGH).

than provided by the basic command output timing. To provide flexible command timing, the CMDLY input can delay the activation of command outputs. The CMDLY input must be sampled LOW to activate the command outputs. CMDLY does not affect the control outputs ALE, MCE, DEN, and DT/R.




Figure 12. System Use of AEN and CENL



CMDLY is first sampled on the falling edge of the CLK ending  $T_S$ . If sampled HIGH, the command output is not activated, and CMDLY is again sampled on the next falling edge of CLK. Once sampled LOW, the proper command output becomes active immediately if MB = 0. If MB = 1, the proper command goes active no earlier than shown in Figures 9 and 10.

READY can terminate a bus cycle before CMDLY allows a command to be issued. In this case no commands are issued an the bus controller will deactivate DEN and DT/R in the same manner as if a command had been issued.

sitions of all signals in all modes. Instead, all signal timing relationships are shown via the general cases. Special cases are shown when needed. The waveforms provide some functional descriptions of the 82C288; however, most functional descriptions are provided in Figures 5 through 11.

To find the timing specification for a signal transition in a particular mode, first look for a special case in the waveforms. If no special case applies, then use a timing specification for the same or related function in another mode.

### **Waveforms Discussion**

The waveforms show the timing relationships of inputs and outputs and do not show all possible tran-



## ABSOLUTE MAXIMUM RATINGS\*

 $\begin{array}{ll} \mbox{Ambient Temperature Under Bias} & \mbox{0°C to } + 70 \mbox{°C} \\ \mbox{Storage Temperature} & -65 \mbox{°C to } + 150 \mbox{°C} \\ \end{array}$ 

Voltage on Any Pin with

Respect to GND -0.5V to +7V

Power Dissipation 1 Watt

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

### D.C. CHARACTERISTICS V<sub>CC</sub> = 5V ±5%, T<sub>CASE</sub> = 0°C to 85°C\*

Symbol	Parameter	Min	Max	Units	Test Conditions
V <sub>IL</sub>	Input LOW Voltage	-0.5	0.8	٧	
ViH	Input HIGH Voltage	2.0	V <sub>CC</sub> + 0.5	٧	decorate Discounteral
VILC	CLK Input LOW Voltage	-0.5	0.6	V	
VIHC	CLK Input HIGH Voltage	3.8	V <sub>CC</sub> + 0.5	V	on worse encouvered and do not est.
VoL	Output LOW Voltage Command Outputs Control Outputs		0.45 0.45	V	I <sub>OL</sub> = 32 mA (Note 1) I <sub>OL</sub> = 16 mA (Note 2)
V <sub>OH</sub>	Output HIGH Voltage Command Outputs Control Outputs	2.4 V <sub>CC</sub> - 0.5 2.4 V <sub>CC</sub> - 0.5		V V V	$I_{OH} = -5 \text{ mA (Note 1)}$ $I_{OH} = -1 \text{ mA (Note 1)}$ $I_{OH} = -1 \text{ mA (Note 2)}$ $I_{OH} = -0.2 \text{ mA (Note 2)}$
I <sub>IL</sub>	Input Leakage Current		±10	μΑ	$0V \le V_{IN} \le V_{CC}$
ILO	Output Leakage Current		±10	μΑ	0.45V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>
Icc	Power Supply Current		75	mA	
Iccs	Power Supply Current (Static)		3	mA	(Note 3)
C <sub>CLK</sub>	CLK Input Capacitance		12	pF	F <sub>C</sub> = 1 MHz
CI	Input Capacitance		10	pF	F <sub>C</sub> = 1 MHz
Co	Input/Output Capacitance		20	pF	F <sub>C</sub> = 1 MHz

<sup>\*</sup>TA is guaranteed from 0°C to +70°C as long as TCASE is not exceeded.

#### NOTES:

- 1. Command Outputs are INTA, IORC, IOWC, MRDC and MWRC.
- 2. Control Outputs are DT/R, DEN, ALE and MCE.
- 3. Tested while outputs are unloaded, and inputs at VCC or VSS.



### A.C. CHARACTERISTICS

 $V_{CC}=5V,\,\pm5\%,\,T_{CASE}=0^{\circ}C$  to  $+85^{\circ}C.^{*}$  AC timings are referenced to 0.8V and 2.0V points of signals as illustrated in data sheet waveforms, unless otherwise noted.

1887	12.5 MHz	81	VIHz	10	MHz	12.5 MHz			Test
Symbol	Parameter	-8 Min	-8 Max	-10 Min	-10 Max	-12 Min	-12 Max	Unit	Condition
(Norp 4)	CLK Period	62	250	50	250	40	250	ns	25 DEN
2	CLK HIGH Time	20		16		13		ns	at 3.6V
3	CLK LOW Time	15		12		11		ns	at 1.0V
4	CLK Rise Time		10		8		8	ns	1.0V to 3.6V
5	CLK Fall Time		10	-	8		8	ns	3.6V to 1.0V
(* 60M)	M/IO and Status Setup Time	22		18		15	(ASK in Ken)	ns	28 DEN A
7 (8 eto/f)	M/IO and Status Hold Time	1		1		1	yele	ns	from C
8	CENL Setup Time	20		15		15		ns	0 mont
9	CENL Hold Time	1.		9 1		1	m	ns	N OTRIO LE
10	READY Setup Time	38		26		18		ns	MED
110/0	READY Hold Time	25		25		20	OM QE	ns	SE [CMD]
12	CMDLY Setup Time	20		15		15	rt Bldan	ns	GMD] - EE,
13	CMDLY Hold Time	1		1		1	mon ys	ns	GNEO NO
14	AEN Setup Time	20	8	15	S. L.	15		ns	(Note 3)
15	AEN Hold Time	0		0	0	0		ns	(Note 3)
16	ALE, MCE Active Delay from CLK	3	20	3	16	3	16	ns	(Note 4)
(A 800M)	ALE, MCE Inactive Delay from CLK		25	8	19	Ban mo	19	ns	(Note 4)
(18)//	DEN (Write) Inactive from CENL	2	35	e is not	23	ool na C	23	ns	(Note 4)
19	DT/R LOW from CLK		25		23		23	ns	(Note 4)
20	DEN (Read) ActiveR from DT/	5	35	5	21	5	21	ns	(Note 4)
21	DEN (Read) Inactive Dly from CLK	3	35	3	21	3	19	ns	(Note 4)
22	DT/R HIGH from DEN Inactive	5	35	5	20	5	18	ns	(Note 4)
23	DEN (Write) Active Delay from CLK		30		23		23	ns	(Note 4)
24	DEN (Write) Inactive Dly from CLK	3	30	3	19	3	19	ns	(Note 4)

<sup>\*</sup>TA is guaranteed from 0°C to +70°C as long as TCASE is not exceeded.



### A.C. CHARACTERISTICS

 $V_{CC}=5V,\,\pm5\%,\,T_{CASE}=0^{\circ}C$  to  $+85^{\circ}C.^{*}$  AC timings are referenced to 0.8V and 2.0V points of signals as illustrated in data sheet waveforms, unless otherwise noted. (Continued)

	12.5 MHz		8 N	IHz	10 MHz		12.5	MHz		Test
Symbol	Parameter		-8 Min	-8 Max	-10 Min	-10 Max	-12 Min	-12 Max	Unit	Condition
25	DEN Inactive from CEN	0.5	250	30	25 25	25		25	ns	(Note 4)
26	DEN Active from CEN	u l		30		24	emi	24	ns	(Note 4)
27	DT/R HIGH from CLK (when CEN = LOW)		8	35	n m	25	emi emi	25	ns	(Note 4)
28	DEN Active from AEN	21.		30		26	Status	26	ns	(Note 4)
29	CMD Active Delay from CLK		3	25	3	21	3	21	ns	(Note 5)
30	CMD Inactive Delay from CLK	a)	5	20	5	20	5	20	ns	(Note 5)
31	CMD Active from CEN	1		25		25	omiTi	25	ns	(Note 5)
32	CMD Inactive from CEN	ne l		25		25	and The	25	ns	(Note 5)
33	CMD Inactive Enable from	n AEN		40		40	wall could	40	ns	(Note 5)
34	CMD Float Delay from AE	EN		40		40	omiT bis	40	ns	(Note 6)
35	MB Setup Time	ar T	20		20		20	mo2 D	ns	
36	MB Hold Time	0	0		0		0	MSH E	ns	1 20
37	Command Inactive Enable from MB ↓		ar i	40	8	40	Active	40	ns	(Note 5)
38	Command Float Time fro	m MB↑	OF .	40	10	40	endine of	40	ns	(Note 6)
39	DEN Inactive from MB ↑			30		26	CLK	26	ns	(Note 4)
40	DEN Active from MB J		812	30	8	30	1	30	ns	(Note 4)

<sup>\*</sup>TA is guaranteed from 0°C to +70°C as long as TCASE is not exceeded.


#### NOTES:

<sup>3.</sup> AEN is an asynchronous input. This specification is for testing purposes only, to assure recognition at a specific CLK


<sup>4.</sup> Control output load: CI = 150 pF.
5. Command output load: CI = 300 pF.

<sup>6.</sup> Float condition occurs when output current is less than I<sub>LO</sub> in magnitude.






Note 7: AC Setup, Hold and Delay Time Measurement—General



Note 8: AC Test Loading on Outputs


### **WAVEFORMS**

### **CLK CHARACTERISTICS**







### STATUS, ALE, MCE, CHARACTERISTICS



### CENL, CMDLY, DEN CHARACTERISTICS WITH MB = 0 AND CEN = 1 DURING WRITE CYCLE




### READ CYCLE CHARACTERISTICS WITH MB = 0 AND CEN = 1







### WRITE CYCLE CHARACTERISTIC WITH MB = 0 AND CEN = 1



### CEN CHARACTERISTICS WITH MB = 0








#### NOTE:


1. AEN is an asynchronous input. AEN setup and hold time is specified to guarantee the response shown in the waveforms.

### MB CHARACTERISTICS WITH AEN/CEN = HIGH



2

### MB CHARACTERISTICS WITH AEN/CEN = HIGH (Continued)



#### NOTES:

- 1. MB is an asynchronous input. MB setup and hold times specified to guarantee the response shown in the waveforms.
- 2. If the setup time, t35, is met two clock cycles will occur before CMD becomes active after the falling edge of MB.

### **DATA SHEET REVISION REVIEW**

The following list represents key differences between this and the -002 data sheet. Please review this summary carefully.

- 1. The I<sub>CCS</sub> specification was changed from 1 mA to 3 mA maximum.
- 2. The "PRELIMINARY" markings have been removed from the data sheet.

## CLUCK GENERATOR AND READY INTERFACE FOR 80286 PROCESSORS (82C284-12, 82C284-10, 82C284-8)

- Generates System Clock for 80286 Processors
- Uses Crystal or TTL Signal for Frequency Source
- Provides Local READY and MULTIBUSI **READY Synchronization**
- High Speed CHMOS III Technology
- **Generates System Reset Output**
- Available in 18-Lead Cerdip and 20-Pin PLCC (Plastic Leaded Chip Carrier) **Packages**

(See Packaging Spec, Order #231369)

The 82C284 is a clock generator/driver which provides clock signals for 80286 processors and support components. It also contains logic to supply READY to the CPU from either asynchronous or synchronous sources and synchronous RESET from an asynchronous input.





Figure 1, 82C284 Block Diagram







### **Table 1. Pin Description**

The following pin function descriptions are for the 82C284 clock generator.

Symbol	Туре	Name and Function
CLK	0	SYSTEM CLOCK is the signal used by the processor and support devices which must be synchronous with the processor. The frequency of the CLK output has twice the desired internal processor clock frequency. CLK can drive both TTL and MOS level inputs.
F/C	, , , , , , , , , , , , , , , , , , ,	FREQUENCY/CRYSTAL SELECT is a strapping option to select the source for the CLK output. When F/C is strapped LOW, the internal crystal oscillator drives CLK. When F/C is strapped HIGH, the EFI input drives the CLK output.
X1, X2	oly cA - eve etricon nedw	CRYSTAL IN are the pins to which a parallel resonant fundamental mode crystal is attached for the internal oscillator. When F/C is LOW, the internal oscillator will drive the CLK output at the crystal frequency. The crystal frequency must be twice the desired internal processor clock frequency.
EFI	0 5 5 5 0 6 6 5	EXTERNAL FREQUENCY IN drives CLK when the F/C input is strapped HIGH. The EFI input frequency must be twice the desired internal processor clock frequency.
PCLK	0	PERIPHERAL CLOCK is an output which provides a 50% duty cycle clock with 1/2 the frequency of CLK. PCLK will be in phase with the internal processor clock following the first bus cycle after the processor has been reset.
ARDYEN	A S S A S S S S S S S S S S S S S S S S	ASYNCHRONOUS READY ENABLE is an active LOW input which qualifies the ARDY input. ARDYEN selects ARDY as the source of ready for the current bus cycle. Inputs to ARDYEN may be applied asynchronously to CLK. Setup and hold times are given to assure a guaranteed response to synchronous inputs.
ARDY	1	ASYNCHRONOUS READY is an active LOW input used to terminate the current bus cycle. The ARDY input is qualified by ARDYEN. Inputs to ARDY may be applied asynchronously to CLK. Setup and hold times are given to assure a guaranteed response to synchronous outputs.
SRDYEN	ı	SYNCHRONOUS READY ENABLE is an active LOW input which qualifies SRDY. SRDYEN selects SRDY as the source for READY to the CPU for the current bus cycle. Setup and hold times must be satisfied for proper operation.
SRDY	1	SYNCHRONOUS READY is an active LOW input used to terminate the current bus cycle. The SRDY input is qualified by the SRDYEN input. Setup and hold times must be satisfied for proper operation.
READY	0	READY is an active LOW output which signals the current bus cycle is to be completed. The SRDY, SRDYEN, ARDY, ARDYEN, S1, S0 and RES inputs control READY as explained later in the READY generator section. READY is an open drain output requiring an external pull-up resistor.



#### Table 1. Pin Description (Continued)

The following pin function descriptions are for the 82C284 clock generator.

Symbol	Туре	Name and Function
<u>S</u> 0, <u>S</u> 1	I	STATUS input prepare the 82C284 for a subsequent bus cycle. \$\overline{50}\$ and \$\overline{51}\$ synchronize PCLK to the internal processor clock and control READY. These inputs have internal pull-up resistors to keep them HIGH if nothing is driving them. Setup and hold times must be satisfied for proper operation.
RESET	0	RESET is an active HIGH output which is derived from the RES input. RESET is used to force the system into an initial state. When RESET is active, READY will be active (LOW).
RES A-SBAORS	I s	RESET IN is an active LOW input which generates the system reset signal, RESET. Signals to RES may be applied asynchronously to CLK. Setup and hold times are given to assure a guaranteed response to synchronous inputs.
Vcc	elmit 33K is	SYSTEM POWER: +5V Power Supply
GND		SYSTEM GROUND: 0V

### **FUNCTIONAL DESCRIPTION**

#### Introduction

The 82C284 generates the clock, ready, and reset signals required for 80286 processors and support components. The 82C284 contains a crystal controlled oscillator, clock generator, peripheral clock generator, Multibus ready synchronization logic and system reset generation logic.

#### Clock Generator

The CLK output provides the basic timing control for an 80286 system. CLK has output characteristics sufficient to drive MOS devices. CLK is generated by either an internal crystal oscillator or an external source as selected by the  $F/\overline{C}$  strapping option. When  $F/\overline{C}$  is LOW, the crystal oscillator drives the CLK output. When  $F/\overline{C}$  is HIGH, the EFI input drives the CLK output.

The 82C284 provides a second clock output, PCLK, for peripheral devices. PCLK is CLK divided by two. PCLK has a duty cycle of 50% and MOS output drive characteristics. PCLK is normally synchronized to the internal processor clock.

After reset, the PCLK signal may be out of phase with the internal processor clock. The  $\overline{S1}$  and  $\overline{S0}$  signals of the first bus cycle are used to synchronize


PCLK to the internal processor clock. The phase of the PCLK output changes by extending its HIGH time beyond one system clock (see waveforms). PCLK is forced HIGH whenever either \$\overline{80}\$ or \$\overline{81}\$ were active (LOW) for the two previous CLK cycles. PCLK continues to oscillate when both \$\overline{80}\$ and \$\overline{81}\$ are HIGH.

Since the phase of the internal processor clock will not change except during reset, the phase of PCLK will not change except during the first bus cycle after reset.

#### Oscillator


The oscillator circuit of the 82C284 is a linear Pierce oscillator which requires an external parallel resonant, fundamental mode, crystal. The output of the oscillator is internally buffered. The crystal frequency chosen should be twice the required internal processor clock frequency. The crystal should have a typical load capacitance of 32 pF.

X1 and X2 are the oscillator crystal connections. For stable operation of the oscillator, two loading capacitors are recommended, as shown in Table 2. The sum of the board capacitance and loading capacitance should equal the values shown. It is advisable to limit stray board capacitances (not including the effect of the loading capacitors or crystal capacitance) to less than 10 pF between the X1 and X2 pins. Decouple V<sub>CC</sub> and GND as close to the 82C284 as possible.



#### CLK Termination

Due to the CLK output having a very fast rise and fall time, it is recommended to properly terminate the CLK line at frequencies above 10 MHz to avoid signal reflections and ringing. Termination is accomplished by inserting a small resistor (typically  $10\Omega-74\Omega)$  in series with the output, as shown in Figure 4. This is known as series termination. The resistor value plus the circuit output impedance should be made equal to the impedance of the transmission line.



**Figure 4. Series Termination** 

### **Reset Operation**

The reset logic provides the RESET output to force the system into a known, initial state. When the RES input is active (LOW), the RESET output becomes active (HIGH). RES is synchronized internally at the falling edge of CLK before generating the RESET output (see waveforms). Synchronization of the RES input introduces a one or two CLK delay before affecting the RESET output.

At power up, a system does not have a stable V<sub>cc</sub> and CLK. To prevent spurious activity, RES should

ating values. 80286 processors and support components also require their RESET inputs be HIGH a minimum of 16 CLK cycles. A network such as shown in Figure 5 will keep RES LOW long enough to satisfy both needs.




Figure 5. Typical RES Timing Circuit

### **Ready Operation**

The 82C284 accepts two ready sources for the system ready signal which terminates the current bus cycle. Either a synchronous (SRDY) or asynchronous ready (ARDY) source may be used. Each ready input has an enable (SRDYEN and ARDYEN) for selecting the type of ready source required to terminate the current bus cycle. An address decoder would normally select one of the enable inputs.

READY is enabled (LOW), if either SRDY + SRDYEN = 0 or ARDY + ARDYEN = 0 when sampled by the 82C284 READY generation logic. READY will remain active for at least two CLK cycles.

The READY output has an open-drain driver allowing other ready circuits to be wire or'ed with it, as shown in Figure 3. The READY signal of an 80286 system requires an external pull-up resistor. To force the READY signal inactive (HIGH) at the start of a bus cycle, the READY output floats when either S1 or S0 are sampled LOW at the falling edge of CLK. Two system clock periods are allowed for the pull-up resistor to pull the READY signal to V<sub>IH</sub>. When RESET is active, READY is forced active one CLK later (see waveforms).

Figure 6 illustrates the operation of SRDY and SRDYEN. These inputs are sampled on the falling edge of CLK when \$\overline{51}\$ and \$\overline{50}\$ are inactive and PCLK



is HIGH. READY is forced active when both SRDY and SRDYEN are sampled as LOW.

Figure 7 shows the operation of ARDY and ARDYEN. These inputs are sampled by an internal synchronizer at each falling edge of CLK. The output of the synchronizer is then sampled when PCLK is HIGH. If the synchronizer resolved both the ARDY

and ARDYEN as active, the SRDY and SRDYEN inputs are ignored. Either ARDY or ARDYEN must be HIGH at the end of T<sub>S</sub> (see Figure 7).

READY remains active until either  $\overline{S1}$  or  $\overline{S0}$  are sampled LOW, or the ready inputs are sampled as inactive.

**Table 2. 82C284 Crystal Loading Capacitance Values** 

Crystal Frequency	C1 Capacitance (Pin 7)	C2 Capacitance (Pin 8)
1 to 8 MHz	60 pF	40 pF
8 to 20 MHz	25 pF	15 pF
Above 20 MHz	0.8 15 pF	aperiov Holl-15 pF

NOTE:

Capacitance values must include stray board capacitance.




Figure 6. Synchronous Ready Operation




Figure 7. Asynchronous Ready Operation



### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	0°C to +70°C
Storage Temperature	65°C to +150°C
All Output and Supply Voltages	0.5V to +7V
All Input Voltages	1.0V to +5.5V
Power Dissipation	1 Wat

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

### D.C. CHARACTERISTICS $T_{CASE} = 0^{\circ}C$ to $+85^{\circ}C$ ,\* $V_{CC} = 5V \pm 5\%$

Symbol	Parameter	Min	Max	Unit	<b>Test Condition</b>
VIL	Input LOW Voltage	38	0.8	V	M 0S of 8
V <sub>IH</sub>	Input HIGH Voltage	2.0		V	Above 201
VIHR	RES and EFI Input HIGH Voltage	2.6		V	
VOL	RESET, PCLK Output LOW Voltage	eonsticen	0.45	٧	$I_{OL} = 5  \text{mA}$
VOH	RESET, PCLK Output	2.4		V	$I_{OH} = -1 \text{ mA}$
	HIGH Voltage	V <sub>CC</sub> -0.5		V	$I_{OH} = -0.2  \text{mA}$
VOLR	READY, Output LOW Voltage		0.45	V	I <sub>OL</sub> = 9 mA
Volc	CLK Output LOW Voltage	Hack-	0.45	٧	$I_{OL} = 5  \text{mA}$
VOHC	CLK Output HIGH Voltage	4.0		V	$I_{OH} = -800  \mu A$
I <sub>IL</sub>	Input Sustaining Current on \$\overline{S0}\$ and \$\overline{S1}\$ Pins	-60	-500	μА	V <sub>IN</sub> = 0V
l <sub>Ll</sub>	Input Leakage Current		±10	μΑ	$0 \le V_{IN} \le V_{CC}(1)$
Icc	ICC Power Supply Current		75	mA	at 25 MHz Output CLK Frequency
CI	Input Capacitance		. 10	pF	F <sub>C</sub> = 1 MHz

<sup>\*</sup>TA is guaranteed from 0°C to +70°C as long as TCASE is not exceeded.

#### NOTE:

<sup>1.</sup> Status lines S0 and S1 excluded because they have internal pull-up resistors.



### A.C. CHARACTERISTICS V<sub>CC</sub> = 5V ±5%, T<sub>CASE</sub> = 0°C to +85°C.\*

Timings are referenced to 0.8V and 2.0V points of signals as illustrated in the datasheet waveforms, unless otherwise noted.

### 82C284 A.C. Timing Parameters

O	Daniel Control	8 M	Hz	10 MHz		12.5 MHz		I I m IA -	Test
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	Conditions
1	EFI to CLK Delay	z) (%) 2	25	X1156 ()	25	21334 SH	25	ns	At 1.5V (1)
2	EFI LOW Time	28	400	22.5		13		ns	At 1.5V (1, 7)
3	EFI HIGH Time	28	C edela	22.5	beni ar	22	nationar	ns	At 1.5V (1, 7)
4	CLK Period .	62	500	50	500	40	500	ns	esmit WOJ bris HBIH tuqi
5	CLK LOW Time	15	1000	12		.11		ns	At 1.0V (1, 2, 7, 8, 9, 10)
6	CLK HIGH Time	25	Ines	16	All fuc	13	9	ns	At 3.6V (1, 2, 7, 8, 9, 10)
7	CLK Rise Time		10		8	SHALLING	8	ns	1.0V to 3.6V (1, 2, 10, 11
8	CLK Fall Time		10	ingala marama	8		8	ns	3.6V to 1.0V (1, 9, 10, 11
9	Status Setup Time	22	47	_	1-40	_		ns	(Note 1)
9a	Status Setup Time for Status Going Active	- 3	EJF .	20	- Person	22		ns	(Note 1)
9b	Status Setup Time for Status Going Inactive			20	No	18		ns	(Note 1)
10	Status Hold Time	1		1		3		ns	(Note 1)
11	SRDY or SRDYEN Setup Time	20		17.5	4	17	\	ns	(Note 1)
12	SRDY or SRDYEN Hold Time	0		2		2	-	ns	(Notes 1, 11)
13	ARDY or ARDYEN Setup Time	0	-	0	rangot-e	0		ns	(Notes 1, 3)
14	ARDY or ARDYEN Hold Time	30		30	V0.2 X	25	99.5	ns	(Notes 1, 3)
15	RES Setup Time	20		20		18		ns	(Notes 1, 3)
16	RES Hold Time	10	SIL ARY	10	V42 7	8	The same of	ns	(Notes 1, 3)
17	READY Inactive Delay	5		5		5		ns	At 0.8V (4)
18	READY Active Delay	0	24	0	24	0	18	ns	At 0.8V (4)
19	PCLK Delay	0	45	0	35	0	23	ns	(Note 5)
20	RESET Delay	5	34	5	27	3	22	ns	(Note 5)
21	PCLK LOW Time	t4-20	839	t4-20		t4-20	0	ns	(Notes 5, 6)
22	PCLK HIGH Time	t4-20		t4-20		t4-20		ns	(Notes 5, 6)

<sup>\*</sup>TA is guaranteed from 0°C to 70°C as long as TCASE is not exceeded.

#### NOTES:

1. CLK loading:  $C_L = 100$  pF. The 82C284's X1 and X2 inputs are designed primarily for parallel-resonant crystals. Serial-resonant crystals may also be used, however, they may oscillate up to 0.01% faster than their nominal frequencies when used with the 82C284. For either type of crystal, capacitive loading should be as specified by Table 2.

<sup>2.</sup> With the internal crystal oscillator using recommended crystal and capacitive loading; or with the EFI input meeting specifications 12 and 13. The recommended crystal loading for CLK frequencies of 8 MHz-20 MHz are 25 pF from pin  $X_1$  to ground, and 15 pF from pin  $X_2$  to ground; for CLK frequencies above 20 MHz 15 pF from pin  $X_1$  to ground, and 15 pF from pin  $X_2$  to ground. These recommended values are  $\pm$ 5 pF, and include all stray capacitance. Decouple  $V_{CC}$  and GND as close to the 82C284 as possible.

<sup>3.</sup> This is an asynchronous input. This specification is given for testing purposes only, to assure recognition at specific CLK



#### NOTES:

4. Pull-up Resistor values for READY Pin:

<b>CPU Frequency</b>	8 MHz	10 MHz	12.5 MHz
Resistor CL	910Ω 150 pF	700Ω 150 pF	600Ω 150 pF
loL	7 mA	7 mA	9 mA


5. PCLK and RESET loading: CL = 75 pF.

6. t4 refers to any allowable CLK period.

7. When driving the 82C284 with EFI, provide minimum EFI HIGH and LOW times as follows:


CLK Output Frequency	16 MHz	20 MHz	25 MHz
Min. Required EFI HIGH Time	28 ns	22.5 ns	22 ns
Min. Required EFI LOW Time	28 ns	22.5 ns	13 ns

8. When using a crystal (with recommended capacitive loading per Table 2) appropriate for the speed of the 80286, CLK output HIGH and LOW times guaranteed to meet the 80286 requirements.



Note 12. AC Setup, Hold and Delay Time Measurement—General







Note 13. AC Test Loading on Outputs

### **WAVEFORMS**

#### **CLK** as a Function of EFI



### RESET and READY Timing as a Function of RES with S1, S0, ARDY + ARDYEN, and SRDY + **SRDYEN** High




NOTE:

1. This is an asynchronous input. The setup and hold times shown are required to guarantee the response shown.




### **READY** and PCLK Timing with RES High




#### NOTES:

This is an asynchronous input. The setup and hold times shown are required to guarantee the response shown.
 If SRDY + SRDYEN or ARDY + ARDYEN are active before and/or during the first bus cycle after RESET, READY may not be deasserted until after the falling edge of φ2 of T<sub>S</sub>.

### I<sub>CC</sub> vs Frequency @ Nominal Conditions



### I<sub>CC</sub> vs Case Temperature @ 25 MHz





### **DATA SHEET REVISION REVIEW**

The following list represents key differences between this and the -010 data sheet. Please review this summary carefully.

- 1. The DC Characteristics Input Sustaining Current on  $\overline{S}_0$  and  $\overline{S}_1$  pins (I<sub>IL</sub>) has been changed from  $-30~\mu\text{A}$  to  $-60~\mu\text{A}$ .
- 2. The AC Timing parameter  $\overline{\text{SRDY}}$  or  $\overline{\text{SRDYEN}}$  setup time (t<sub>11</sub>) has been changed to 17.5 ns for the 10 MHz and 17 ns for the 12.5 MHz parts.

2

BERLE SILES HERSTON PROPERTY

The following list represents key differences between this and the -010 data sheet. Please review this summary carefully.

- The DC Characteristics input Sustaining Current on S<sub>0</sub> and S<sub>1</sub> pins (I<sub>II</sub>) has been changed from ~20 µA to ~80 µA
- 2. The AC Timing parameter SRDY or SRDYEN actus time (t<sub>1.1</sub>) has been changed to 17.5 as for the 10 MHz.

  and 17 as for the 12.5 MHz parameter.




### 8086 16-BIT HMOS MICROPROCESSOR 8086/8086-2/8086-1

- Direct Addressing Capability 1 MByte of Memory
- Architecture Designed for Powerful Assembly Language and Efficient High Level Languages
- 14 Word, by 16-Bit Register Set with Symmetrical Operations
- **24 Operand Addressing Modes**
- Bit, Byte, Word, and Block Operations
- 8 and 16-Bit Signed and Unsigned Arithmetic in Binary or Decimal Including Multiply and Divide

- Range of Clock Rates:
   5 MHz for 8086,
   8 MHz for 8086-2,
   10 MHz for 8086-1
- MULTIBUS System Compatible Interface
- M Available in EXPRESS
  - Standard Temperature Range
  - Extended Temperature Range
- Available in 40-Lead Cerdip and Plastic Package

(See Packaging Spec. Order #231369)

The Intel 8086 high performance 16-bit CPU is available in three clock rates: 5, 8 and 10 MHz. The CPU is implemented in N-Channel, depletion load, silicon gate technology (HMOS-III), and packaged in a 40-pin CERDIP or plastic package. The 8086 operates in both single processor and multiple processor configurations to achieve high performance levels.





### Table 1. Pin Description

The following pin function descriptions are for 8086 systems in either minimum or maximum mode. The "Local Bus" in these descriptions is the direct multiplexed bus interface connection to the 8086 (without regard to additional bus buffers).

Symbol	Pin No.	Туре	Name and Function						
AD <sub>15</sub> -AD <sub>0</sub>	2-16, 39	1/0	ADDRESS DATA BUS: These lines constitute the time multiplexed memory/IO address (T <sub>1</sub> ), and data (T <sub>2</sub> , T <sub>3</sub> , T <sub>W</sub> , T <sub>4</sub> ) bus. A <sub>0</sub> is analogous to BHE for the lower byte of the data bus, pins D <sub>7</sub> -D <sub>0</sub> . It is LOW during T <sub>1</sub> when a byte is to be transferred on the lower portion of the bus in memory or I/O operations. Eight-bit oriented devices tie to the lower half would normally use A <sub>0</sub> to condition chip select functions. (See BHE.) These lines are active HIGH and float to 3-stat OFF during interrupt acknowledge and local bus "hold acknowledge"						
A <sub>19</sub> /S <sub>6</sub> , A <sub>18</sub> /S <sub>5</sub> , A <sub>17</sub> /S <sub>4</sub> , A <sub>16</sub> /S <sub>3</sub>	35–38	n (O La Spec Order attents 5 (IOS 81), and muritip	<b>ADDRESS/STATUS:</b> During $T_1$ these are the four most significant address lines for memory operations. During I/O operations these lines are LOW. During memory and I/O operations, status information is available on these lines during $T_2$ , $T_3$ , $T_W$ , $T_4$ . The status of the interrupt enable FLAG bit ( $S_5$ ) is updated at the beginning of each CLK cycle. $A_{17}/S_4$ and $A_{16}/S_3$ are encoded as shown. This information indicates which relocation register is presently being used for data accessing. These lines float to 3-state OFF during local bus "hold acknowledge."						
			A <sub>17</sub> /S <sub>4</sub>	A <sub>16</sub> /S <sub>3</sub>	Characteristics				
	(ps ) (st )	2005 24106 24106 25106 25106	0 (LOW) 0 1 (HIGH) 1 S <sub>6</sub> is 0 (LOW)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Alternate Data Stack Code or None Data				
BHE/S <sub>7</sub>	34	0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	BUS HIGH ENABLE/STATUS: During T <sub>1</sub> the bus high enable sig (BHE) should be used to enable data onto the most significant hat the data bus, pins D <sub>15</sub> -D <sub>8</sub> . Eight-bit oriented devices tied to the unhalf of the bus would normally use BHE to condition chip select functions. BHE is LOW during T <sub>1</sub> for read, write, and interrupt acknowledge cycles when a byte is to be transferred on the high portion of the bus. The S <sub>7</sub> status information is available during T <sub>2</sub> T <sub>3</sub> , and T <sub>4</sub> . The signal is active LOW, and floats to 3-state OFF in "hold". It is LOW during T <sub>1</sub> for the first interrupt acknowledge cyc						
	AT TO	Driving	BHE	A <sub>0</sub>	Characteristics				
	152 97 152 97 153 97	0.938 0.00 2.000	0 0 1 1	0 30300 1 0	Whole word Upper byte from/to odd address Lower byte from/to even address None				
RD mg	32	0	<b>READ:</b> Read strobe indicates that the processor is performing a memory or I/O read cycle, depending on the state of the $S_2$ pin. This signal is used to read devices which reside on the 8086 local bus. $\overline{\text{RD}}$ is active LOW during $T_2$ , $T_3$ and $T_W$ of any read cycle, and is guaranteed to remain HIGH in $T_2$ until the 8086 local bus has floated. This signal floats to 3-state OFF in "hold acknowledge".						



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Function Low and Loday 2
READY	22 344	ondals blo	READY: is the acknowledgement from the addressed memory or I/O device that it will complete the data transfer. The READY signal from memory/IO is synchronized by the 8284A Clock Generator to form READY. This signal is active HIGH. The 8086 READY input is not synchronized. Correct operation is not guaranteed if the setup and hold times are not met.
INTR	18 TO	Vrite I/O E talt Jode Acce lead Mem Vrite Mem Nastva	INTERRUPT REQUEST: is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.
TEST	23	bna erû s Fî diw lar Llamstni s	TEST: input is examined by the "Wait" instruction. If the TEST input is LOW execution continues, otherwise the processor waits in an "Idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.
NMI and a sept and beauti	17 solors retrier era mora eb s aeri 9808	CEK will so CEK will so that the	NON-MASKABLE INTERRUPT: an edge triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.
RESET	21 nne	n d a mit is din ing maste ng maste	RESET: causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. It restarts execution, as described in the Instruction Set description, when RESET returns LOW. RESET is internally synchronized.
CLK	19 eonaupea a xe sud floss	cal bus is	CLOCK: provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.
Voc	40		V <sub>CC</sub> : +5V power supply pin.
GND	1, 20	w etava e	GROUND
MN/MX	33	1	MINIMUM/MAXIMUM: indicates what mode the processor is to operate in. The two modes are discussed in the following sections.

The following pin function descriptions are for the 8086/8288 system in maximum mode (i.e.,  $MN/\overline{MX} = V_{SS}$ ). Only the pin functions which are unique to maximum mode are described; all other pin functions are as described above.

$\overline{S_2}, \overline{S_1}, \overline{S_0}$	26-28	O coolo II wold pitthric	<b>STATUS:</b> active during $T_4$ , $T_1$ , and $T_2$ and is returned to the passive state (1, 1, 1) during $T_3$ or during $T_W$ when READY is HIGH. This status is used by the 8288 Bus Controller to generate all memory and I/O access control signals. Any change by $\overline{S_2}$ , $\overline{S_1}$ , or $\overline{S_0}$ during $T_4$ is used to indicate the beginning of a bus cycle, and the return to the passive state in $T_3$ or $T_W$ is used to indicate the end of a bus cycle.
--	-------	-----------------------------------	---



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Pa		Name an	d Function
$\overline{S_2}, \overline{S_1}, \overline{S_0}$ (Continued)	26-28	0	These signals float to 3-state OFF in "hold acknowledge". These status lines are encoded as shown.			
	otgrensia uant YGAS	ROOK AN	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Characteristics
			0 (LOW)	0	0	Interrupt Acknowledge
			0	0	on era pan	
	el rioldw is	ani bern	0	sucta:	0	Write I/O Port
	defermine	oi notiou	Oil rises to elsy	sloc 1: 78	s and toba	Halt
	rado apper		1 (HIGH)			
			i to via en interu			
	e aidT .bes		n be internetty end of FIR is internally s			Willo Montory
			1	1	1	Passive
	r an infant ales the in ally synch the infant as four al as the dear as a dear as a dear as a dear as a dear as a dear a dear and a	r. NMI is r. NMI is ridich mitting in an export to provide the provide the provide mode the	priority than RC may be left unc (see Page 2-24 1. A pulse of 1 0 bus request ("h 2. During a T4 c the requesting local bus to float the next CLK. T from the local b 3. A pulse 1 CL (pulse 3) that the reclaim the local Each master-m pulses. There in Pulses are activiting the request is	n/GT <sub>1</sub> . Riconnected it is connected it.  CLK wide cold") to	g/GT pins I. The requ from anoth he 8086 (p) k cycle, a p ulse 2), ind t it will ente s bus interf, "hold ack om the request is he next CL thange of the ne dead CL during T4	culse 1 CLK wide from the 8086 to licates that the 8086 has allowed the er the "hold acknowledge" state at ace unit is disconnected logically nowledge".  Lesting master indicates to the 8086 about to end and that the 8086 can
	s geliwoliot		2. Current cycle	is not th	e low byte	of a word (on an odd address).
	ode fi.e., fi ther pin fi		sequence.  4. A locked inst			owledge of an interrupt acknowledge
	H. This eta	DIH at YO	will follow:  1. Local bus wil		evitor see	the next clock.
	ed to indic	EU SI LT	Place and the second of the se			clocks. Now the four rules for a with condition number 1 already
LOCK	29	0	LOCK: output indicates that other system bus masters are not to gain control of the system bus while LOCK is active LOW. The LOCK signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW, and floats to 3-state OFF in "hold acknowledge".			



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Function			
QS <sub>1</sub> , QS <sub>0</sub>	24, 25	oni oni oni	QUEUE STATUS: The queue status is valid during the CLK cycle after which the queue operation is performed. QS <sub>1</sub> and QS <sub>0</sub> provide status to allow external tracking of the internal 8086 instruction queue.			
	ealsd nestr	0 910W S	QS <sub>1</sub>	QS <sub>0</sub>	Characteristics	
	illy chasen le. All intern		0 (LOW) 0 1 (HIGH)	0 1 0	No Operation First Byte of Op Code from Queue Empty the Queue	
into relocat-	VIOLENCE DE	ibutounta	1	1	Subsequent Byte from Queue	

The following pin function descriptions are for the 8086 in minimum mode (i.e.,  $MN/\overline{MX} = V_{CC}$ ). Only the pin functions which are unique to minimum mode are described; all other pin functions are as described above.

M/ĪŌ	28	0	<b>STATUS LINE:</b> logically equivalent to $S_2$ in the maximum mode. It is used to distinguish a memory access from an I/O access. $M/\overline{\text{IO}}$ becomes valid in the $T_4$ preceding a bus cycle and remains valid until the final $T_4$ of the cycle (M = HIGH, IO = LOW). $M/\overline{\text{IO}}$ floats to 3-state OFF in local bus "hold acknowledge".
WR HOSE NO SELECTION OF THE PROPERTY OF THE PR	29	0	<b>WRITE:</b> indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the M/ $\overline{\text{IO}}$ signal. $\overline{\text{WR}}$ is active for T <sub>2</sub> , T <sub>3</sub> and T <sub>W</sub> of any write cycle. It is active LOW, and floats to 3-state OFF in local bus "hold acknowledge".
ĪNTĀ	24	0	$\overline{\text{INTA}}$ : is used as a read strobe for interrupt acknowledge cycles. It is active LOW during T <sub>2</sub> , T <sub>3</sub> and T <sub>W</sub> of each interrupt acknowledge cycle.
ALE	25	0	ADDRESS LATCH ENABLE: provided by the processor to latch the address into the 8282/8283 address latch. It is a HIGH pulse active during T <sub>1</sub> of any bus cycle. Note that ALE is never floated.
DT/R	27	O O Se ves fells stretched of O-O-O-O-O-O-O-O-O-O-O-O-O-O-O-O-O-O-O-	<b>DATA TRANSMIT/RECEIVE:</b> needed in minimum system that desires to use an 8286/8287 data bus transceiver. It is used to control the direction of data flow through the transceiver. Logically DT/ $\overline{R}$ is equivalent to $\overline{S_1}$ in the maximum mode, and its timing is the same as for M/ $\overline{IO}$ . (T = HIGH, R = LOW.) This signal floats to 3-state OFF in local bus "hold acknowledge".
DEN not as in most as in most as in most as in as in as in as in a second as in a	26	0	<b>DATA ENABLE:</b> provided as an output enable for the 8286/8287 in a minimum system which uses the transceiver. $\overline{\text{DEN}}$ is active LOW during each memory and I/O access and for INTA cycles. For a read or $\overline{\text{INTA}}$ cycle it is active from the middle of $T_2$ until the middle of $T_4$ , while for a write cycle it is active from the beginning of $T_2$ until the middle of $T_4$ . $\overline{\text{DEN}}$ floats to 3-state OFF in local bus "hold acknowledge".
HOLD, HLDA	31, 30	I/O	<b>HOLD:</b> indicates that another master is requesting a local bus "hold." To be acknowledged, HOLD must be active HIGH. The processor receiving the "hold" request will issue HLDA (HIGH) as an acknowledgement in the middle of a T <sub>4</sub> or T <sub>i</sub> clock cycle. Simultaneous with the issuance of HLDA the processor will float the local bus and control lines. After HOLD is detected as being LOW, the processor will LOWer the HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines. Hold acknowledge (HLDA) and HOLD have internal pull-up resistors.
grive a	estingtion o	etacic, o	The same rules as for $\overline{RQ}/\overline{GT}$ apply regarding when the local bus will be released.  HOLD is not an asynchronous input. External synchronization should be provided if the system cannot otherwise guarantee the setup time.



#### **FUNCTIONAL DESCRIPTION**

### **General Operation**

The internal functions of the 8086 processor are partitioned logically into two processing units. The first is the Bus Interface Unit (BIU) and the second is the Execution Unit (EU) as shown in the block diagram of Figure 1.

These units can interact directly but for the most part perform as separate asynchronous operational processors. The bus interface unit provides the functions related to instruction fetching and queuing, operand fetch and store, and address relocation. This unit also provides the basic bus control. The overlap of instruction pre-fetching provided by this unit serves to increase processor performance through improved bus bandwidth utilization. Up to 6 bytes of the instruction stream can be queued while waiting for decoding and execution.

The instruction stream queuing mechanism allows the BIU to keep the memory utilized very efficiently. Whenever there is space for at least 2 bytes in the queue, the BIU will attempt a word fetch memory cycle. This greatly reduces "dead time" on the memory bus. The queue acts as a First-In-First-Out (FIFO) buffer, from which the EU extracts instruction bytes as required. If the queue is empty (following a branch instruction, for example), the first byte into the queue immediately becomes available to the EU.

The execution unit receives pre-fetched instructions from the BIU queue and provides un-relocated operand addresses to the BIU. Memory operands are passed through the BIU for processing by the EU, which passes results to the BIU for storage. See the Instruction Set description for further register set and architectural descriptions.

#### **MEMORY ORGANIZATION**

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is organized as a linear array of up to 1 million

bytes, addressed as 00000(H) to FFFFF(H). The memory is logically divided into code, data, extra data, and stack segments of up to 64K bytes each, with each segment falling on 16-byte boundaries. (See Figure 3a.)

All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to the rules of the following table. All information in one segment type share the same logical attributes (e.g. code or data). By structuring memory into relocatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster, and more structured.

Word (16-bit) operands can be located on even or odd address boundaries and are thus not constrained to even boundaries as is the case in many 16-bit computers. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location. The BIU automatically performs the proper number of memory accesses, one if the word operand is on an even byte boundary and two if it is on an odd byte boundary. Except for the performance penalty, this double access is transparent to the software. This performance penalty does not occur for instruction fetches, only word operands.

Physically, the memory is organized as a high bank  $(D_{15}-D_8)$  and a low bank  $(D_7-D_0)$  of 512K 8-bit bytes addressed in parallel by the processor's address lines  $A_{19}-A_1$ . Byte data with even addresses is transferred on the  $D_7-D_0$  bus lines while odd addressed byte data  $(A_0 \ HIGH)$  is transferred on the  $D_{15}-D_8$  bus lines. The processor provides two enalts signals,  $\overline{BHE}$  and  $A_0$ , to selectively allow reading from or writing into either an odd byte location, even byte location, or both. The instruction stream is fetched from memory as words and is addressed internally by the processor to the byte level as necessary.

Memory Reference Need	Segment Register Used	Segment Selection Rule		
Instructions	CODE (CS)	Automatic with all instruction prefetch.		
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base register except data references.		
Local Data	DATA (DS)	Data references when: relative to stack, destination of string operation, or explicitly overridden.		
External (Global) Data	EXTRA (ES)	Destination of string operations: explicitly selected using a segment override.		






Figure 3a. Memory Organization

In referencing word data the BIU requires one or two memory cycles depending on whether or not the starting byte of the word is on an even or odd address, respectively. Consequently, in referencing word operands performance can be optimized by locating data on even address boundaries. This is an especially useful technique for using the stack, since odd address references to the stack may adversely affect the context switching time for interrupt processing or task multiplexing.




Figure 3b. Reserved Memory Locations

Certain locations in memory are reserved for specific CPU operations (see Figure 3b). Locations from

address FFFF0H through FFFFFH are reserved for operations including a jump to the initial program loading routine. Following RESET, the CPU will always begin execution at location FFFF0H where the jump must be. Locations 00000H through 003FFH are reserved for interrupt operations. Each of the 256 possible interrupt types has its service routine pointed to by a 4-byte pointer element consisting of a 16-bit segment address and a 16-bit offset address. The pointer elements are assumed to have been stored at the respective places in reserved memory prior to occurrence of interrupts.

### MINIMUM AND MAXIMUM MODES

The requirements for supporting minimum and maximum 8086 systems are sufficiently different that they cannot be done efficiently with 40 uniquely defined pins. Consequently, the 8086 is equipped with a strap pin (MN/MX) which defines the system configuration. The definition of a certain subset of the pins changes dependent on the condition of the strap pin. When MN/MX pin is strapped to GND, the 8086 treats pins 24 through 31 in maximum mode. An 8288 bus controller interprets status information coded into So, S2, S2 to generate bus timing and control signals compatible with the MULTIBUS architecture. When the MN/MX pin is strapped to VCC. the 8086 generates bus control signals itself on pins 24 through 31, as shown in parentheses in Figure 2. Examples of minimum mode and maximum mode systems are shown in Figure 4.

#### **BUS OPERATION**

The 8086 has a combined address and data bus commonly referred to as a time multiplexed bus. This technique provides the most efficient use of pins on the processor while permitting the use of a standard 40-lead package. This "local bus" can be buffered directly and used throughout the system with address latching provided on memory and I/O modules. In addition, the bus can also be demultiplexed at the processor with a single set of address latches if a standard non-multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as  $T_1$ ,  $T_2$ ,  $T_3$  and  $T_4$  (see Figure 5). The address is emitted from the processor during  $T_1$  and data transfer occurs on the bus during  $T_3$  and  $T_4$ .  $T_2$  is used primarily for changing the direction of the bus during read operations. In the event that a "NOT READY" indication is given by the addressed device, "Wait" states  $(T_W)$  are inserted between  $T_3$  and  $T_4$ . Each inserted "Wait" state is of the same duration as a CLK cycle. Periods




Figure 4a. Minimum Mode 8086 Typical Configuration




Figure 4b. Maximum Mode 8086 Typical Configuration




can occur between 8086 bus cycles. These are referred to as "Idle" states (Ti) or inactive CLK cycles. The processor uses these cycles for internal housekeeping.

During T<sub>1</sub> of any bus cycle the ALE (Address Latch Enable) signal is emitted (by either the processor or the 8288 bus controller, depending on the MN/MX strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.

Status bits  $\overline{S_0}$ ,  $\overline{S_1}$ , and  $\overline{S_2}$  are used, in maximum mode, by the bus controller to identify the type of bus transaction according to the following table:

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Characteristics	
0 (LOW)	0	0	Interrupt Acknowledge	
0	0	1	Read I/O	
0	de1 2	0	Write I/O	
0 601	sinfile	1	Halt all all	
1 (HIGH)	0	0	Instruction Fetch	
1	0	1	Read Data from Memory	
1	1	0	Write Data to Memory	
1	1	1	Passive (no bus cycle)	





Status bits  $S_3$  through  $S_7$  are multiplexed with highorder address bits and the  $\overline{BHE}$  signal, and are therefore valid during  $T_2$  through  $T_4$ .  $S_3$  and  $S_4$  indicate which segment register (see Instruction Set description) was used for this bus cycle in forming the address, according to the following table:

S <sub>4</sub>	S <sub>3</sub>	Characteristics
0 (LOW)	0.0	Alternate Data (extra segment)
Openaki or	on Lie	Stack
1 (HIGH)	0	Code or None
1 Valence of	1	Data

 $S_5$  is a reflection of the PSW interrupt enable bit.  $S_6=0$  and  $S_7$  is a spare status bit.

#### I/O ADDRESSING

In the 8086, I/O operations can address up to a maximum of 64K I/O byte registers or 32K I/O word registers. The I/O address appears in the same format as the memory address on bus lines  $A_{15}-A_{0}.$  The address lines  $A_{19}-A_{16}$  are zero in I/O operations. The variable I/O instructions which use register DX as a pointer have full address capability while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space.

I/O ports are addressed in the same manner as memory locations. Even addressed bytes are transferred on the D<sub>7</sub>-D<sub>0</sub> bus lines and odd addressed bytes on D<sub>15</sub>-D<sub>8</sub>. Care must be taken to assure that each register within an 8-bit peripheral located on the lower portion of the bus be addressed as even.

#### **External Interface**

#### PROCESSOR RESET AND INITIALIZATION

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The 8086 RESET is required to be HIGH for greater than 4 CLK cycles. The 8086 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 10 CLK cycles. After this interval the 8086 operates normally beginning with the instruction in absolute location FFFF0H (see Figure 3b). The details of this operation are specified in the Instruction Set description of the MCS-86 Family User's Manual. The RESET input is internally synchronized to the processor clock. At initialization the HIGH-to-LOW transition of RESET must occur no sooner than 50 µs after power-up, to allow complete initialization of the 8086.

NMI asserted prior to the 2nd clock after the end of RESET will not be honored. If NMI is asserted after that point and during the internal reset sequence, the processor may execute one instruction before responding to the interrupt. A hold request active immediately after RESET will be honored before the first instruction fetch.

All 3-state outputs float to 3-state OFF during RESET. Status is active in the idle state for the first clock after RESET becomes active and then floats to 3-state OFF. ALE and HLDA are driven low.

#### INTERRUPT OPERATIONS

Interrupt operations fall into two classes; software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the Instruction Set description. Hardware interrupts can be classified as non-maskable or maskable.

Interrupts result in a transfer of control to a new program location. A 256-element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see Figure 3b), which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type". An interrupting device supplies an 8-bit type number, during the interrupt acknowledge sequence, which is used to "vector" through the appropriate element to the new interrupt service program location.

#### **NON-MASKABLE INTERRUPT (NMI)**

The processor provides a single non-maskable interrupt pin (NMI) which has higher priority than the maskable interrupt request pin (INTR). A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW-to-HIGH transition. The activation of this pin causes a type 2 interrupt. (See Instruction Set description.)

NMI is required to have a duration in the HIGH state of greater than two CLK cycles, but is not required to be synchronized to the clock. Any high-going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves of a block-type instruction. Worst case response to NMI would be for multiply, divide, and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during, or after the servicing of NMI. Another high-going edge triggers another response if it occurs after the start of the NMI procedure. The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.



#### MASKABLE INTERRUPT (INTR)

The 8086 provides a single interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable FLAG status bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK. To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a blocktype instruction. During the interrupt response sequence further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt or single-step), although the FLAGS register which is automatically pushed onto the stack reflects the state of the processor prior to the interrupt. Until the old FLAGS register is restored the enable bit will be zero unless specifically set by an instruction.

During the response sequence (Figure 6) the processor executes two successive (back-to-back) interrupt acknowledge cycles. The 8086 emits the LOCK signal from To of the first bus cycle until To of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle a byte is fetched from the external interrupt system (e.g., 8259A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table. An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. The INTERRUPT RE-TURN instruction includes a FLAGS pop which returns the status of the original interrupt enable bit when it restores the FLAGS.

### HALT TEST ANY MOSTATION NA TEST TAH

When a software "HALT" instruction is executed the processor indicates that it is entering the "HALT" state in one of two ways depending upon which mode is strapped. In minimum mode, the processor issues one ALE with no qualifying bus control signals. In maximum mode, the processor issues appropriate HALT status on  $\overline{S}_2$ ,  $\overline{S}_1$ , and  $\overline{S}_0$ ; and the 8288 bus controller issues one ALE. The 8086 will not leave the "HALT" state when a local bus "hold" is entered while in "HALT". In this case, the processor reissues the HALT indicator. An interrupt request or RESET will force the 8086 out of the "HALT" state.

# READ/MODIFY/WRITE (SEMAPHORE) OPERATIONS VIA LOCK

The LOCK status information is provided by the processor when directly consecutive bus cycles are required during the execution of an instruction. This provides the processor with the capability of performing read/modify/write operations on memory (via the Exchange Register With Memory instruction, for example) without the possibility of another system bus master receiving intervening memory cycles. This is useful in multi-processor system configurations to accomplish "test and set lock" operations. The LOCK signal is activated (forced LOW) in the clock cycle following the one in which the software "LOCK" prefix instruction is decoded by the EU. It is deactivated at the end of the last bus cycle of the instruction following the "LOCK" prefix instruction. While LOCK is active a request on a RQ/ GT pin will be recorded and then honored at the end of the LOCK.




Figure 6. Interrupt Acknowledge Sequence



### EXTERNAL SYNCHRONIZATION VIA TEST

As an alternative to the interrupts and general I/O capabilities, the 8086 provides a single softwaretestable input known as the TEST signal. At any time the program may execute a WAIT instruction. If at that time the TEST signal is inactive (HIGH), program execution becomes suspended while the processor waits for TEST to become active. It must remain active for at least 5 CLK cycles. The WAIT instruction is re-executed repeatedly until that time. This activity does not consume bus cycles. The processor remains in an idle state while waiting. All 8086 drivers go to 3-state OFF if bus "Hold" is entered. If interrupts are enabled, they may occur while the processor is waiting. When this occurs the processor fetches the WAIT instruction one extra time, processes the interrupt, and then re-fetches and reexecutes the WAIT instruction upon returning from the interrupt.

### **Basic System Timing**

Typical system configurations for the processor operating in minimum mode and in maximum mode are shown in Figures 4a and 4b, respectively. In minimum mode, the MN/ $\overline{\rm MX}$  pin is strapped to V<sub>CC</sub> and the processor emits bus control signals in a manner similar to the 8085. In maximum mode, the MN/ $\overline{\rm MX}$  pin is strapped to V<sub>SS</sub> and the processor emits coded status information which the 8288 bus controller uses to generate MULTIBUS compatible bus control signals. Figure 5 illustrates the signal timing relationships.




Figure 7. 8086 Register Model

### SYSTEM TIMING-MINIMUM SYSTEM

The read cycle begins in T<sub>1</sub> with the assertion of the Address Latch Enable (ALE) signal. The trailing (lowgoing) edge of this signal is used to latch the address information, which is valid on the local bus at this time, into the address latch. The BHE and Ao signals address the low, high, or both bytes. From T1 to T<sub>4</sub> the M/IO signal indicates a memory or I/O operation. At T2 the address is removed from the local bus and the bus goes to a high impedance state. The read control signal is also asserted at T2. The read (RD) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again 3state its bus drivers. If a transceiver is required to buffer the 8086 local bus, signals DT/R and DEN are provided by the 8086.

A write cycle also begins with the assertion of ALE and the emission of the address. The  $M/\overline{IO}$  signal is again asserted to indicate a memory or I/O write operation. In the  $T_2$  immediately following the address emission the processor emits the data to be written into the addressed location. This data remains valid until the middle of  $T_4$ . During  $T_2$ ,  $T_3$ , and  $T_W$  the processor asserts the write control signal. The write  $(\overline{WR})$  signal becomes active at the beginning of  $T_2$  as opposed to the read which is delayed somewhat into  $T_2$  to provide time for the bus to float.

The BHE and A<sub>0</sub> signals are used to select the proper byte(s) of the memory/IO word to be read or written according to the following table:

BHE	A0	Characteristics
0	0	Whole word
0	1	Upper byte from/to
		odd address
1	0	Lower byte from/to
		even address
1	1	None

I/O ports are addressed in the same manner as memory location. Even addressed bytes are transferred on the  $D_7$ – $D_0$  bus lines and odd addressed bytes on  $D_{15}$ – $D_8$ .

The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge signal (INTA) is asserted in place of the read (RD) signal and the address bus is floated. (See Figure 6.) In the second of two successive INTA cycles, a byte of information is read from bus



lines  $D_7-D_0$  as supplied by the inerrupt system logic (i.e., 8259A Priority Interrupt Controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into an interrupt vector lookup table, as described earlier.

### **BUS TIMING—MEDIUM SIZE SYSTEMS**

For medium size systems the  $MN/\overline{MX}$  pin is connected to  $V_{SS}$  and the 8288 Bus Controller is added to the system as well as a latch for latching the system address, and a transceiver to allow for bus loading greater than the 8086 is capable of handling. Signals ALE, DEN, and  $DT/\overline{R}$  are generated by the 8288 instead of the processor in this configuration although their timing remains relatively the same. The 8086 status outputs  $(\overline{S_2}, \overline{S_1}, \text{ and } \overline{S_0})$  provide type-of-cycle information and become 8288 inputs. This bus cycle information specifies read (code, data, or I/O), write (data or I/O), interrupt

acknowledge, or software halt. The 8288 thus issues control signals specifying memory read or write, I/O read or write, or interrupt acknowledge. The 8288 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence data isn't valid at the leading edge of write. The transceiver receives the usual DIR and  $\overline{\Omega}$  inputs from the 8288's DT/ $\overline{R}$  and DEN.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can derive from an 8259A located on either the local bus or the system bus. If the master 8259A Priority Interrupt Controller is positioned on the local bus, a TTL gate is required to disable the transceiver when reading from the master 8259A during the interrupt acknowledge sequence and software "poll".

INITANTINI WINI	11/31	HAMM

Ambient Temperature Under Bias0°C to 70°C	C
Storage Temperature65°C to +150°C	C
Voltage on Any Pin with	
Respect to Ground 1.0V to +7	V
Power Dissination 2 5V	N

NOTIOE. This is a production data sneet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

## **D.C. CHARACTERISTICS** (8086: $T_A = 0^{\circ}\text{C to }70^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%$ )

 $(8086-1: T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = 5V \pm 5\%)$  $(8086-2: T_A = 0^{\circ}C \text{ to } 70^{\circ}C. V_{CC} = 5V \pm 5\%)$ 

Symbol	Parameter	Min	Max	Units	Test Conditions
VIL	Input Low Voltage	-0.5	+0.8	V	(Note 1)
VIH	Input High Voltage	2.0	V <sub>CC</sub> + 0.5	V	(Notes 1, 2)
VOL	Output Low Voltage	edue s	0.45	٧	I <sub>OL</sub> = 2.5 mA
V <sub>OH</sub>	Output High Voltage	2.4		٧	$I_{OH} = -400 \mu\text{A}$
Icc	Power Supply Current: 8086 8086-1 8086-2		340 360 350	mA	T <sub>A</sub> = 25°C
ILI	Input Leakage Current		±10	μΑ	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> (Note 3)
ILO	Output Leakage Current		±10	μΑ	0.45V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>
V <sub>CL</sub>	Clock Input Low Voltage	-0.5	+0.6	٧	
V <sub>CH</sub>	Clock Input High Voltage	3.9	V <sub>CC</sub> + 1.0	V	
C <sub>IN</sub>	Capacitance of Input Buffer (All input except AD <sub>0</sub> -AD <sub>15</sub> , RQ/GT)		15	pF	fc = 1 MHz
C <sub>IO</sub>	Capacitance of I/O Buffer (AD <sub>0</sub> -AD <sub>15</sub> , RQ/GT)		15	pF	fc = 1 MHz

### NOTES:

1.  $V_{IL}$  tested with MN/ $\overline{MX}$  Pin = 0V.  $V_{IH}$  tested with MN/ $\overline{MX}$  Pin = 5V. MN/ $\overline{MX}$  Pin is a Strap Pin. 2. Not applicable to  $\overline{RQ}/\overline{GT0}$  and  $\overline{RQ}/\overline{GT1}$  (Pins 30 and 31).

3. HOLD and HLDA ILI min = 30  $\mu$ A, max = 500  $\mu$ A.



**A.C. CHARACTERISTICS** (8086:  $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%$ ) (8086-1:  $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 5\%$ ) (8086-2:  $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 5\%$ )

### MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS

Symbol	Parameter	8086		808	6-1	80	86-2	Units	Test Conditions	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	rest contaitions	
TCLCL	CLK Cycle Period	200	500	100	500	125	500	ns	DM 389 USIN AALS	
TCLCH	CLK Low Time	118	Jun .	53		68		ns	Address Flo Delay	
TCHCL	CLK High Time	69		39		44	HOLION	ns	distributa I III	
TCH1CH2	CLK Rise Time		10		10		10	ns	From 1.0V to 3.5V	
TCL2CL1	CLK Fall Time		10		10		10	ns	From 3.5V to 1.0V	
TDVCL	Data in Setup Time	30		5	ar I	20	TOHOT	ns	oH sas You XAL	
TCLDX	Data in Hold Time	10	Toa	10	To	10	ai .	ns	John Veld Volk	
TR1VCL	RDY Setup Time	35		35		35	01	ns	T blatt statt XCH	
	into 8284A (See Notes 1, 2)	HOJO		CH-26	or	08.	SUOT	em	T bloH stati XdHV	
TCLR1X	RDY Hold Time into 8284A (See Notes 1, 2)	0	68	0 01	01	0	01	ns	BoA fortne2 VTOV	
TRYHCH	READY Setup Time into 8086	118	100	53	Į Į	68	01	ns	HCTV Copinol Acti Delay 2	
TCHRYX	READY Hold Time into 8086	30	Ott	20	9	20	UT.	ns	VCTX Control Inac Delay	
TRYLCL	READY Inactive to CLK (See Note 3)	-8		-10		-8	0	ns	(ZRL Audress Ric READ Activ	
THVCH	HOLD Setup Time	35	194	20		20	OT.	ns	LAL RD Active D	
TINVCH	INTR, NMI, TEST Setup Time (See Note 2)	30	. 00	15	DT O	15	IO.IOT	ns	LAH RD Insolve HAV RD Insolve Address Ac	
TILIH	Input Rise Time (Except CLK)	10	20	30 101,-40	20	87-	20	ns	From 0.8V to 2.0\	
TIHIL	Input Fall Time (Except CLK)	rollor	12	35-101	12	ge-	12	ns	From 2.0V to 0.8\	



### A.C. CHARACTERISTICS (Continued)


### TIMING PESPONSES

Symbol	Parameter	8086 80		8086-1	6-1 80			Units	Test	
Symbol	raidilletei	Min	Max	Min	Max	Min	Max	Units	Co	nditions
TCLAV	Address Valid Delay	10	110	10	50	10	60	ns		journée
TCLAX	Address Hold Time	10		10	Table 1	10	aria sa	ns	N IO	
TCLAZ	Address Float Delay	TCLAX	80	10	40	TCLAX	50	ns	CLK	
TLHLL	ALE Width	TCLCH-20		TCLCH-10		TCLCH-10	em	ns	SITIO	
TCLLH	ALE Active Delay	01 1	80		40		50	ns	CLK	
TCHLL	ALE Inactive Delay	.01	85		45		55	ns	SUID	
TLLAX	Address Hold Time	TCHCL-10		TCHCL-10		TCHCL-10	art q	ns	Blata CI	
TCLDV	Data Valid Delay	10	110	10	50	10	60	ns	_	20-100 pF
TCHDX	Data Hold Time	10		10		10	Simi!	ns	for all Outpu	
TWHDX	Data Hold Time After WR	TCLCH-30		TCLCH-25		TCLCH-30		ns		on to 8086 ad)
TCVCTV	Control Active Delay 1	10	110	10	50	10	70	ns	S-const	
TCHCTV	Control Active Delay 2	10	110	10	45	10	60	ns	ABR	
TCVCTX	Control Inactive Delay	10	110	10	50	10	70	ns	ASR	
TAZRL	Address Float to READ Active	0		0		0	gvit:	ns	AIS	
TCLRL	RD Active Delay	10	165	10	70	10	100	ns		
TCLRH	RD Inactive Delay	10	150	10	60	10	80	ns	116.87	
TRHAV	RD Inactive to Next Address Active	TCLCL-45		TCLCL-35		TCLCL-40	908)	ns	unto/3	
TCLHAV	HLDA Valid Delay	10	160	10	60	10	100	ns	tugal	
TRLRH	RD Width	2TCLCL-75		2TCLCL-40		2TCLCL-50	9	ns	oxel) -	
TWLWH	WR Width	2TCLCL-60		2TCLCL-35	ST	2TCLCL-40	en	ns	tugal .	
TAVAL	Address Valid to ALE Low	TCLCH-60		TCLCH-35		TCLCH-40		ns	lox at	
TOLOH	Output Rise Time		20		20		20	ns	From	0.8V to 2.0V
TOHOL	Output Fall Time		12		12		12	ns	From	2.0V to 0.8V

- Signal at 8284A shown for reference only.
   Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
   Applies only to T2 state. (8 ns into T3).




### A.C. TESTING INPUT, OUTPUT WAVEFORM




A.C. Testing: Inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0". Timing measurements are made at 1.5V for both a Logic "1" and "0".

### A.C. TESTING LOAD CIRCUIT




### **WAVEFORMS**

### MINIMUM MODE



### MINIMUM MODE (Continued)



- 1. All signals switch between VOH and VOL unless otherwise specified.
- RDY is sampled near the end of T<sub>2</sub>, T<sub>3</sub>, T<sub>W</sub> to determine if T<sub>W</sub> machines states are to be inserted.
   Two INTA cycles run back-to-back. The 8086 LOCAL ADDR/DATA BUS is floating during both INTA cycles. Control signals shown for second INTA cycle.
- 4. Signals at 8284A are shown for reference only.
- 5. All timing measurements are made at 1.5V unless otherwise noted.





### A.C. CHARACTERISTICS

## MAX MODE SYSTEM (USING 8288 BUS CONTROLLER) TIMING REQUIREMENTS

Symbol	Parameter	80	186	808	6-1	.808	36-2	Units	89	Test
Symbol	Farameter	Min	Max	Min	Max	Min	Max	Oilito	Conditions	
TCLCL	CLK Cycle Period	200	500	.100	500	125	500	ns	Delay (	
TCLCH	CLK Low Time	118	J-ac	53	36	68	- av	ns	Commu	
TCHCL	CLK High Time	69		39		44	THE REAL	ns	) yelső	
TCH1CH2	CLK Rise Time		10		10	. No.	10	ns	From 1	.0V to 3.5V
TCL2CL1	CLK Fall Time		10		10		10	ns	From 3	.5V to 1.0V
TDVCL	Data in Setup Time	30	-	5	7122	20	The same	ns	authori2	VZHOT
TCLDX	Data in Hold Time	10	+ 12	10	nos	10	-	ns	SALES SE	
TR1VCL	RDY Setup Time	35		35		35		ns	Delay	
	into 8284A (Notes 1, 2)	- 01	95		911	10	ysle	G blav s	Acidice	
TCLR1X	RDY Hold Time	0		0		0	1 20	ns	Addres	
	into 8284A	XALO	06		08	XALKY	Yests	G taol R		
TDVIIOU	(Notes 1, 2)	440	1 8%	50	18	00	3.1	Lot blish	Status Hich (S	
TRYHCH	READY Setup Time into 8086	118	24	53	aı	68		ns	Stanta	
TCHRYX	READY Hold Time into 8086	30		20		20		ns	H BOM	
TRYLCL	READY Inactive to CLK (Note 4)	8	at	-10	. 15	-8	T at	ns	CLIX LO	
TINVCH	Setup Time for Recognition (INTR,	30	l åt	15	āt	15	1	ns		
	NMI, TEST) (Note 2)		16		ar		Vin Vin	ed evite ste 1)		
TGVCH	RQ/GT Setup Time (Note 5)	30	er	15	ěI,	15	yali	ns	N Sessi	
TCHGX	RQ Hold Time into 8086	40	08	20	110	30		ns	V ared	
TILIH	Input Rise Time (Except CLK)	3	20	3	20	9	20	ns	From 0	.8V to 2.0V
TIHIL	Input Fall Time (Except CLK)	01	12	or	12	- Ot :	12	ns	From 2	.0V to 0.8V



## A.C. CHARACTERISTICS (Continued)

### TIMING RESPONSES

Symbol	Parameter	808	6	808	36-1	8086	8086-2			Test
Symbol	Farameter	Min	Max	Min	Max	Min	Max	Units	Co	onditions
TCLML	Command Active Delay (See Note 1)	10	35	10	35	10	35	ns	CLK	1010
TCLMH	Command Inactive Delay (See Note 1)	10	35	10	35	10	35	ns	SLIO	
TRYHSH	READY Active to Status Passive (See Note 3)		110		45		65	ns	CLK	
TCHSV	Status Active Delay	10	110	10	45	10	60	ns	SINCE	
TCLSH	Status Inactive Delay	10	130	10	55	10	70	ns	YOR	
TCLAV	Address Valid Delay	10	110	10	50	10	60	ns	3 officer	
TCLAX	Address Hold Time	10		10		10	-	ns	YOR	
TCLAZ	Address Float Delay	TCLAX	80	10	40	TCLAX	50	ns	B cars	
TSVLH	Status Valid to ALE High (See Note 1)	88	15	25	15	err	15	ns	MOK)	
TSVMCH	Status Valid to MCE High (See Note 1)	OS	15	10	15	DE.	15	ns mod vo	IABRI B bli il	
TCLLH	CLK Low to ALE Valid (See Note 1)	28-	15	01-	15		15	ns	C <sub>L</sub> = 20-100 pF for all 8086	
TCLMCH	CLK Low to MCE High (See Note 1)		15	87	15	08	15	ns		uts (In on to 8086 oad)
TCHLL	ALE Inactive Delay (See Note 1)		15		15		15	ns	High.	
TCLMCL	MCE Inactive Delay (See Note 1)	ar I	15	es .	15		15	ns	NOR Bibl()	
TCLDV	Data Valid Delay	10	110	10	50	10	60	ns	HOP	
TCHDX	Data Hold Time	10		10	7	10		ns	8808	
TCVNV	Control Active Delay (See Note 1)	5	45	5	45	5	45	ns	rged)	
TCVNX	Control Inactive Delay (See Note 1)	10	45	10	45	10	45	ns	SOXCE)	
TAZRL	Address Float to READ Active	0		0		0		ns		
TCLRL	RD Active Delay	10	165	10	70	10	100	ns		
TCLRH	RD Inactive Delay	. 10	150	10	60	10	80	ns		



### A.C. CHARACTERISTICS (Continued)

### TIMING RESPONSES (Continued)


Symbol	Parameter	8086		8086-1		8086-2		Units	Test	
Symbol	Parameter	Min	Max	Min	Max	Min	Max		Conditions	
TRHAV	RD Inactive to Next Address Active	TCLCL-45		TCLCL-35		TCLCL-40	- Joy	ns		
TCHDTL	Direction Control Active Delay (Note 1)	Secret -	50	X	50	X	50	ns	C <sub>L</sub> = 20-100 pF for all 8086 Outputs (In	
TCHDTH	Direction Control Inactive Delay (Note 1)		30		30		30	ns	addition to 8086 self-load)	
TCLGL	GT Active Delay	0	85	0	38	0	50	ns		
TCLGH	GT Inactive Delay	0	85	0	45	0	50	ns	ere sun	
TRLRH	RD Width	2TCLCL-75		2TCLCL-40		2TCLCL-50		ns	a aron and	
TOLOH	Output Rise Time	MANAGE TO	20		20		20	ns	From 0.8V to 2.0V	
TOHOL	Output Fall Time	MISANT PILE	12		12		12	ns	From 2.0V to 0.8V	

- 1. Signal at 8284A or 8288 shown for reference only.
  2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
  3. Applies only to T3 and wait states.
  4. Applies only to T2 state (8 ns into T3).



### **WAVEFORMS**


### MAXIMUM MODE






### **WAVEFORMS** (Continued)

### **MAXIMUM MODE** (Continued)




- 1. All signals switch between  $V_{\mbox{\scriptsize OH}}$  and  $V_{\mbox{\scriptsize OL}}$  unless otherwise specified.
- 2. RDY is sampled near the end of  $T_2$ ,  $T_3$ ,  $T_W$  to determine if  $T_W$  machines states are to be inserted. 3. Cascade address is valid between first and second INTA cycle.
- 4. Two INTA cycles run back-to-back. The 8086 LOCAL ADDR/DATA BUS is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.
- 5. Signals at 8284A or 8288 are shown for reference only.
- 6. The issuance of the 8288 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high 8288 CEN.
- 7. All timing measurements are made at 1.5V unless otherwise noted.
- 8. Status inactive in state just prior to T<sub>4</sub>.


### **ASYNCHRONOUS SIGNAL RECOGNITION**




### **BUS LOCK SIGNAL TIMING (MAXIMUM MODE** ONLY)



### RESET TIMING



### REQUEST/GRANT SEQUENCE TIMING (MAXIMUM MODE ONLY)




3



### **WAVEFORMS** (Continued)







**Table 2. Instruction Set Summary** 

Mnemonic and Description	Instruction Code								
DATA TRANSFER	(YJRG 3G	and and entertain the	DWITE SERVED	MAIJA UJUNQU					
MOV = Move:	76543210	76543210	76543210	76543210					
Register/Memory to/from Register	100010dw	mod reg r/m							
Immediate to Register/Memory	1100011w	mod 0 0 0 r/m	data	data if w = 1					
Immediate to Register	1011 w reg	data	data if w = 1						
Memory to Accumulator	1010000w	addr-low	addr-high						
Accumulator to Memory	1010001w	addr-low	addr-high						
Register/Memory to Segment Register	10001110	mod 0 reg r/m							
Segment Register to Register/Memory	10001100	mod 0 reg r/m							
PUSH = Push:	VANLE	T-I							
Register/Memory	11111111	mod 1 1 0 r/m							
		7							
Register	01010reg								
Segment Register	0 0 0 reg 1 1 0								
POP = Pop:	o propagation								
Register/Memory	10001111	mod 0 0 0 r/m							
Register	0 1 0 1 1 reg								
Segment Register	0 0 0 reg 1 1 1								
XCHG = Exchange:									
Register/Memory with Register	1000011w	mod reg r/m							
Register with Accumulator	10010 reg								
IN = Input from:									
Fixed Port	1110010w.	port							
Variable Port	1110110w	7							
OUT = Output to: Fixed Port	1110011								
Variable Port	1110011W	port							
	1110111W								
XLAT = Translate Byte to AL  LEA = Load EA to Register	11010111	mod roz z/m							
LDS = Load Pointer to DS	11000101	mod reg r/m							
LES = Load Pointer to DS	11000101	mod reg r/m							
	1000100	mod reg r/m							
LAHF = Load AH with Flags  SAHF = Store AH into Flags	10011111								
PUSHF = Push Flags									
	10011100	1							
POPF = Pop Flags	10011101								

Mnemonics © Intel, 1978



### Table 2. Instruction Set Summary (Continued)

Mnemonic and Description	Instruction Code , September 1							
ARITHMETIC ADD = Add:	76543210	* 76543210	76543210	76543210				
Reg./Memory with Register to Either	000000dw	mod reg r/m						
mmediate to Register/Memory	100000sw	mod 0 0 0 r/m	data	data if s: w = 01				
Immediate to Accumulator	0000010w	data	data if w = 1	alternation Artifements				
ADC = Add with Carry:	entropolise			90JutatoR = J0				
Reg./Memory with Register to Either	000100dw	mod reg r/m		Ingle State Right.				
mmediate to Register/Memory	100000sw	mod 0 1 0 r/m	data	data if s: w = 01				
mmediate to Accumulator	0001010w	data	data if w = 1	Town and the state of the				
	0001010W	data	uata II w - I	3mA = 53				
NC = Increment:								
Register/Memory	1111111W	mod 0 0 0 r/m						
Register	0 1 0 0 0 reg	Addaga [						
AAA = ASCII Adjust for Add	00110111	1 2000000						
BAA = Decimal Adjust for Add	00100111							
SUB = Subtract:	T my fer bon	1 001-00051						
Reg./Memory and Register to Either	001010dw	mod reg r/m	der/ Nemory	ignA ivin etsC tilsbon				
Immediate from Register/Memory	100000sw	mod 1 0 1 r/m	data	data if s w = 01				
Immediate from Accumulator	0010110w	data	data if w = 1	30 4				
SSB = Subtract with Borrow			The Eller					
Reg./Memory and Register to Either	000110dw	mod reg r/m						
Immediate from Register/Memory	100000sw	mod 0 1 1 r/m	data	data if s w = 01				
Immediate from Accumulator	000111w	data	data if w = 1	no reference = R				
DEC = Decrement:	a August hont							
Register/memory	1111111w	mod 0 0 1 r/m						
Register	01001 reg	I water see						
NEG = Change sign	1111011w	mod 0 1 1 r/m						
CMP = Compare:								
Register/Memory and Register	001110dw	mod reg r/m						
Immediate with Register/Memory	100000sw	mod 1 1 1 r/m	data	data if s w = 01				
Immediate with Accumulator	0011110w	data	data if w = 1	BY S & HOMOD - SA				
AAS = ASCII Adjust for Subtract	00111111	A CHARLES		ASS ** Southless /* StA				
DAS = Decimal Adjust for Subtract	00101111	**********						
MUL = Multiply (Unsigned)	1111011w	mod 1 0 0 r/m						
IMUL = Integer Multiply (Signed)	1111011w	mod 1 0 1 r/m						
AAM = ASCII Adjust for Multiply	11010100	00001010						
DIV = Divide (Unsigned)	1111011w	mod 1 1 0 r/m						
IDIV = Integer Divide (Signed)	1111011w	mod 1 1 1 r/m						
AAD = ASCII Adjust for Divide	11010101	00001010						
CBW = Convert Byte to Word	10011000							

Mnemonics © Intel, 1978



Table 2. Instruction Set Summary (Continued)

Instruction Code								
76543210	76543210	76543210	76543210					
1111011w	mod 0 1 0 r/m							
110100vw	mod 1 0 0 r/m							
110100vw	mod 1 0 1 r/m							
110100vw	mod 1 1 1 r/m							
110100vw	mod 0 0 0 r/m							
110100vw	mod 0 0 1 r/m							
110100vw	mod 0 1 0 r/m							
110100vw	mod 0 1 1 r/m							
001000dw	mod reg r/m							
		data	data if w = 1					
0010010#	data	data ii v	TOT BURNEY ILLIES TO MA					
1000010w	mod reg r/m							
		data	data if w = 1					
			data ii w - 1					
1010100W	data	data ii w — i	The second second second					
	The state of the s							
000010dw	mod reg r/m	arous.	id the fostolis = 48					
1000000w	mod 0 0 1 r/m	data	data if w = 1					
0000110w	data	data if w = 1	ship of mort stabens					
L. Neb	1 16 21 1 0 0 0							
001100dw	mod reg r/m		EC - Decrement					
1000000w	mod 1 1 0 r/m	data	data if w = 1					
0011010w	data	data if w = 1	10/20/20					
1111001z								
1010010w	MAULTIOO							
1010011w	W8000001							
	I I I I I I I I I I I I I I I I I I I							
1010110w								
11101000	dian law	dian bish	)					
		alsp-nign	Jestingen of State of Ma					
11111111	mod 0 1 0 r/m		checker seems - An					
10011010	affaat I	affect blob	And the second particular and the second					
10011010	offset-low seg-low	offset-high seg-high	not teleph total a con					
	1111011w 11010vw 110100vw 1000010w 1000010w 101010w 101010w 101010w 101010w 101010w 101010w 101010w 101011v 101011v 101011v 1010110w	76543210 76543210  1111011w mod 010 r/m  110100 vw mod 100 r/m  110100 vw mod 101 r/m  110100 vw mod 101 r/m  110100 vw mod 000 r/m  110100 vw mod 001 r/m  110100 vw mod 010 r/m  001000 dw mod reg r/m  1000000 w mod 100 r/m  1111011 w mod 000 r/m  1010100 w data  000010 dw mod reg r/m  1000000 w mod 001 r/m  000110 w data  1111010 w data	76543210					

Mnemonics © Intel, 1978



Table 2. Instruction Set Summary (Continued

Table 2. Instruction Set Summary (Continued)						
Mnemonic and Description	Instruc		ction Code			
JMP = Unconditional Jump:	76543210	76543210	76543210			
Direct within Segment	11101001	disp-low	disp-high			
Direct within Segment-Short	11101011	disp	The Constitution of the Co			
Indirect within Segment	11111111	mod 1 0 0 r/m				
Direct Intersegment	11101010	offset-low	offset-high			
		seg-low	seg-high			
Indirect Intersegment	11111111	mod 1 0 1 r/m	homosou post of			
RET = Return from CALL:						
Within Segment	11000011					
Within Seg Adding Immed to SP	11000010	data-low	data-high			
Intersegment	11001011					
Intersegment Adding Immediate to SP	11001010	data-low	data-high			
JE/JZ = Jump on Equal/Zero	01110100	disp	alter Food and - Ma			
JL/JNGE = Jump on Less/Not Greater	01111100	disp	THE STATE OF THE S			
or Equal  JLE/JNG = Jump on Less or Equal/  Not Greater	01111110	disp	= 16-84 account afor			
JB/JNAE = Jump on Below/Not Above	01110010	disp	trinnigae steO =			
or Equal  JBE/JNA = Jump on Below or Equal/ Not Above	01110110	disp	coay bengenu of erator wold levi			
JP/JPE = Jump on Parity/Parity Even	01111010	disp	s = less poetive (more negative) algred			
JO = Jump on Overflow	01110000	disp	"most" ment 0 = b it gam for nent t =			
JS = Jump on Sign	01111000	disp				
JNE/JNZ = Jump on Not Equal/Not Zero	01110101	disp	pd = 14 (hen r/m)s rested as a REG f ad = 08 then OISP = 0*, disp-low an			
JNL/JGE = Jump on Not Less/Greater or Equal	01111101	disp	ple worker = 9310 part 10 = bore			
JNLE/JG = Jump on Not Less or Equal/ Greater	01111111	disp	6 bits, dispiritor is absent			
JNB/JAE = Jump on Not Below/Above or Equal	01110011	disp	(2) + (2) + (X8) = A5 reset 700 = m (10) + (10) + (X8) = A5 reset 700 = m			
JNBE/JA = Jump on Not Below or	01110111	disp	30 + (3) + (98) = A3 neg 010 + m			
Equal/Above  JNP/JPO = Jump on Not Par/Par Odd	01111011	disp	10 + (10) + (198) = A2 rent 110 = m A2(0) + (18) = A3 rent 100 = m			
JNO = Jump on Not Overflow	01110001	disp	980 + (IO) = A3 next rol - m			
JNS = Jump on Not Sign	01111001	disp	(A)			
LOOP = Loop CX Times	11100010	disp	P follows 2nd byte of instruction (bet			
LOOPZ/LOOPE = Loop While Zero/Equal	11100001	disp	and or t = mile bris 00 = nor if toed			
LOOPNZ/LOOPNE = Loop While Not	11100000	disp	Archite			
Zero/Equal  JCXZ = Jump on CX Zero	11100011	disp	amonics & Innel, 1978			
INT = Interrupt						
Type Specified	11001101	type	TA SHEET REVISION BEY			
Type 3 12 2 11 Welvest 6 9 9 9 1 1 2 9 9 1	11001101	leigh passated ador	reneffity vest street was test politically			
			arenaly.			
INTO = Interrupt on Overflow	11001110	ology (HMOS) ha				
IRET = Interrupt Return	11001111	book Specification				

Table 2. Instruction Set Summary (Continued)

Mnemonic and Description	Constant N	Instruction Cod	le sussimment
PROCESSOR CONTROL	76543210	76543210	We in these windows Jumps
CLC = Clear Carry	11111000		
CMC = Complement Carry	11110101		
STC = Set Carry	11111001		
CLD = Clear Direction	11111100		
STD = Set Direction	11111101		
CLI = Clear Interrupt	11111010		
STI = Set Interrupt	11111011		
HLT = Halt	11110100		
WAIT = Wait	10011011		
ESC = Escape (to External Device)	11011xxx	mod x x x r/m	
LOCK = Bus Lock Prefix	11110000	02010017	

#### NOTES:

AL = 8-bit accumulator

AX = 16-bit accumulator

CX = Count register

DS = Data segment ES = Extra segment

Above/below refers to unsigned value

Greater = more positive;

Less = less positive (more negative) signed values

if d = 1 then "to" reg; if d = 0 then "from" reg

if w = 1 then word instruction; if w = 0 then byte instruction

if mod = 11 then r/m is treated as a REG field

if mod = 00 then DISP = 0\*, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16 bits, disp-high is absent

if mod = 10 then DISP = disp-high; disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP

if r/m = 010 then EA = (BP) + (SI) + DISP

if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 100 then EA = (SI) + DISP

if r/m = 101 then EA = (DI) + DISP

if r/m = 110 then EA = (BP) + DISP\*

if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

\*except if mod = 00 and r/m = 110 then EA = disp-high; disp-low.

Mnemonics © Intel, 1978

## if s w = 01 then 16 bits of immediate data form the operand

if s w = 11 then an immediate data byte is sign extended to form the 16-bit operand

if v = 0 then "count" = 1; if v = 1 then "count" in (CL) x = don't care

z is used for string primitives for comparison with ZF FLAG

### SEGMENT OVERRIDE PREFIX

001 reg 110

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit (w = 0)	Segment
000 AX	000 AL	00 ES
001 CX	001 CL	01 CS
010 DX	010 DL	10 SS
011 BX	011 BL	11 DS
100 SP	100 AH	80 TO
101 BP	101 CH	qmst > Atts
110 SI	110 DH	don't = OSL
111 DI	111 BH	Comment of the

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

FLAGS = X:X:X:X:(OF):(DF):(IF):(IF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

### **DATA SHEET REVISION REVIEW**

The following list represents key differences between this and the -004 data sheet. Please review this summary carefully.

- 1. The Intel 8086 implementation technology (HMOS) has been changed to (HMOS-III).
- 2. Delete all "changes from 1985 Handbook Specification" sentences.




## 80C86A 16-BIT CHMOS MICROPROCESSOR

- Pin-for-Pin and Functionally Compatible to Industry Standard HMOS 8086
- Fully Static Design with Frequency Range from D.C. to:

   8 MHz for 80C86A-2
- Low Power Operation
  - Operating I<sub>CC</sub> = 10 mA/MHz - Standby I<sub>CCS</sub> = 500 µA max
- Bus-Hold Circuitry Eliminates Pull-Up Resistors
- Direct Addressing Capability of 1 MBvte of Memory

- Architecture Designed for Powerful Assembly Language and Efficient High Level Languages
- **24 Operand Addressing Modes**
- **■** Byte, Word and Block Operations
- 8 and 16-Bit Signed and Unsigned Arithmetic
  - Binary or Decimal
  - Multiply and Divide
- Available in 40-Lead Plastic DIP

The Intel 80C86A is a high performance, CHMOS version of the industry standard HMOS 8086 16-bit CPU. The 80C86A available in 8 MHz clock rates, offers two modes of operation: MINimum for small systems and MAXimum for larger applications such as multiprocessing. It is available in 40-pin DIP package.





### **Table 1. Pin Description**

The following pin function descriptions are for 80C86AA systems in either minimum or maximum mode. The "Local Bus" in these descriptions is the direct multiplexed bus interface connection to the 80C86A (without regard to additional bus buffers).

Symbol	Pin No.	Туре	I beed 1	Name and F	unction	
	U bna bong Ismio	itic ly or De ply and	ADDRESS DATA BUS: These lines constitute the time multiple memory/IO address (T <sub>1</sub> ) and data (T <sub>2</sub> , T <sub>3</sub> , T <sub>W</sub> , T <sub>4</sub> ) bus. A <sub>0</sub> is analogous to BHE for the lower byte of the data bus, pins D <sub>7</sub> -D is LOW during T <sub>1</sub> when a byte is to be transferred on the lower portion of the bus in memory or I/O operations. Eight-bit orients devices tied to the lower half would normally use A <sub>0</sub> to condition chip select functions. (See BHE.) These lines are active HIGH a float to 3-state OFF <sup>(1)</sup> during interrupt acknowledge and local b "hold acknowledge."			
	35–38 B 20MH thisb as you mumik! salong 910 this	M incites	address lines for these lines are LC status information and T <sub>4</sub> . The statu at the beginning cencoded as show This information is being used for da	memory operations DW. During memory is available on the s of the interrupt er of each CLK cycle. In. Indicates which relo ta accessing.	se are the four most significant is. During I/O operations is and I/O operations, and I/O operations, use lines during T <sub>2</sub> , T <sub>3</sub> , T <sub>W</sub> , nable FLAG bit (S <sub>5</sub> ) is updated A <sub>17</sub> /S <sub>4</sub> and A <sub>16</sub> /S <sub>3</sub> are secation register is presently uring local bus "hold	
	ave a	77000	A <sub>17</sub> /S <sub>4</sub>	A <sub>16</sub> /S <sub>3</sub>	Characteristics	
	METALE TO REMARK OF METALE OF WESTER COST WESTER COST	A Design	0 (LOW) 0 1 (HIGH) 1 S <sub>6</sub> is 0 (LOW)	0 1 0	Alternate Data Stack Code or None Data	
BHE/S <sub>7</sub> 34		(BHE) should be of the data bus, pupper half of the liselect functions. I acknowledge cycloportion of the bus T <sub>3</sub> , and T <sub>4</sub> . The significant of the significant in t	used to enable data ins D <sub>15</sub> -D <sub>8</sub> . Eight- bus would normally BHE is LOW during les when a byte is t . The S <sub>7</sub> status info ignal is active LOW	In $T_1$ the bus high enable signal a onto the most significant half bit oriented devices tied to the use $\overline{BHE}$ to condition chip $T_1$ for read, write, and interrupt to be transferred on the high random is available during $T_2$ , and floats to 3-state OFF <sup>(1)</sup> in st interrupt acknowledge cycle.		
	IIP Configura	bse.3-0	BHE	A <sub>0</sub>	Characteristics	
			0	0	Whole word Upper byte from/ to odd address	
			1	0	Lower byte from/ to even address	
	THE ROLL OF	S. Villa	1	1	None	



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Function
Aviese ent of sint. Hold	noits benutar al or la YOASA re	O must bris a sand Fund and Fund Fund Fund Fund Fund Fund Fund Fu	<b>READ:</b> Read strobe indicates that the processor is performing a memory of I/O read cycle, depending on the state of the $S_2$ pin. This signal is used to read devices which reside on the 80C86A local bus. $\overline{\text{RD}}$ is active LOW during $T_2$ , $T_3$ and $T_W$ of any read cycle, and is guaranteed to remain HIGH in $T_2$ until the 80C86A local bus has floated.
So during Tu		s. willy continue of a biss	This floats to 3-state OFF in "hold acknowledge."
READY		ed () indicate the property of	READY: is the acknowledgement from the addressed memory or I/O device that it will complete the data transfer. The READY signa from memory/IO is synchronized by the 82C84A Clock Generator to form READY. This signal is active HIGH. The 80C86A READY input is not synchronized. Correct operation is not guaranteed if the setup and hold times are not met.
INTRODUCTION OF THE PRODUCTION	onto 18 lease A lethW lish letoO bead letoW	0	INTERRUPT REQUEST: is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.
TEST	ne ent la suc nomenbid s	I applied	TEST: input is examined by the "Wait" instruction. If the TEST input is LOW execution continues, otherwise the processor waits in an "Idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.
NMI Possini s sotsoloni te	cai bus mast (pulse 1). (CLK wide t 2), indicates	another to a 800364	NON-MASKABLE INTERRUPT: an edge triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from a LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.
RESET	21 May be and he	station and 10 tzemen not entimo nifecupasi	RESET: causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. It restarts execution, as described in the Instruction Set description, when RESET returns LOW. RESET is internally synchronized.
CLK S to ecceup	X 19 square and le	ous let the of the lac ad CLK on	CLOCK: provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.
Vcc	40		V <sub>CC</sub> : +5V power supply pin.
GND	1, 20	a URU s	GROUND: Both must be connected.
MN/MX	33	1	MINIMUM/MAXIMUM: indicates what mode the processor is to operate in. The two modes are discussed in the following sections.



### Table 1. Pin Description (Continued)

The following pin function descriptions are for the 80C86A/82C88 system in maximum mode (i.e.,  $MN/\overline{MX} = V_{SS}$ ). Only the pin functions which are unique to maximum mode are described; all other pin functions are as described above.

Symbol	Pin No.	Туре	on least trans.	N	ame and Fur	nction
	nowledge." Une audresse Lirapsier. The e 82C84A Glo		state (1,1,1) du status is used b and I/O access is used to indica passive state in These signals f	ring $T_3$ or only the 82C8 s control signate the beg a $T_3$ or $T_W$ i loat to 3-st	luring T <sub>W</sub> whomage Bus Contrologicals. Any chapital inning of a bus a used to indicate OFF <sup>(1)</sup> in	and is returned to the passive on READY is HIGH. This biller to generate all memory ange by $\overline{S}_2$ , $\overline{S}_1$ , $\overline{S}_0$ during $T_4$ us cycle, and the return to the icate the end of a bus cycle. "hold acknowledge." These
	308 ant Ha ation is not go		S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Characteristics
			0 (LOW)	on or our	0	Interrupt
	lsy tuani horse		REQUEST: Is a	POLICERST	er i	Acknowledge
	uction to deter		0	0	1	Read I/O Port
	abelwonios i		0	te noteano	0	Write I/O Port
	st vector lock		0	er smunner	1	Halt
			1 (HIGH)	0	0	Code Access
	e yllemetni ar		eldene Jaumaini	0	1	Read Memory
			DIH evitoe	State of State of	0	Write Memory
			12000	1	1	Passive
	an edge priggored input which outline is vectored to via an investigation are any and in system ment are the . NMI is not the amount from a . OW to HIGH in the auront fresholden. This log in the auront fresholden. This log is the factor of the set from clock exhibit of the fresholden and bus a LOW. PESSIT is in emaily given the processor and bus a 33% duty cycle to provide a security of the following section is couse of in the following section is couse of in the following section is couse of in the following section.		as follows (see  1. A pulse of 1 local bus reque  2. During a T <sub>4</sub> c  80C86A to the  80C86A has all  "hold acknowle unit is disconne acknowledge."  3. A pulse 1 CL  80C86A (pulse 80C86A can re Each master-m pulses. There in Pulses are activ  If the request is will release the conditions are in	timing diag CLK wide fi st ("hold") or T <sub>1</sub> clock requesting owed the le edge" state ected logica K wide fror 3) that the claim the le aster exch- nust be one re LOW.	gram):  rom another I  to the 80C86 cycle, a pulse master (pulse cocal bus to flo e at the next C ally from the I  "hold" reques cocal bus at the ange of the I e dead CLK c  e the CPU is luring T <sub>4</sub> of th	e 1 CLK wide from the e 2), indicates that the pat and that it will enter the CLK. The CPU's bus interface ocal bus during "hold ting master indicates to the est is about to end and that
				e is not the is not the equence.	low byte of a first acknowle	word (on an odd address). edge of an interrupt



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	n omsM	Name a	and Function	
	ens to yaldar si VEG nevie		If the local bus is i events will follow:	dle when the r	request is made the two possible	
	the ATVI for the gT to elab unified belt m	an the mis	THE RESERVE WITH THE PROPERTY OF THE PROPERTY		ring the next clock. in 3 clocks. Now the four rules for a	
	e OFFOT In a		currently active me satisfied.	emory cycle a	pply with condition number 1 already	
LOCK			LOCK: output indicates that other system bus masters are not to gai control of the system bus while LOCK is active LOW. The LOCK signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW, and floats to 3-state OFF(1) in "hold acknowledge."			
QS <sub>1</sub> , QS <sub>0</sub>		0	QUEUE STATUS: The queue status is valid during the CLK cycle after which the queue operation is performed.  QS <sub>1</sub> and QS <sub>0</sub> provide status to allow external tracking of the internal 80C86A instruction queue.			
	ding when the	Part Archi	QS <sub>1</sub>	QS <sub>0</sub>	Characteristics	
	doutante les		0 (LOW)	0	No Operation	
	FID SERVELY	DESIGNATION OF	0	1	First Byte of Op Code from Queue	
			1 (HIGH)	0	Empty the Queue	
			1	1	Subsequent Byte from Queue	

The following pin function descriptions are for the 80C86A in minimum mode (i.e.,  $MN/\overline{MX} = V_{CC}$ ). Only the pin functions which are unique to minimum mode are described; all other pin functions are described above.

M/ĪŌ	28	o ore postny ich interface Urat (EU	<b>STATUS LINE:</b> logically equivalent to $S_2$ in the maximum mode. It is used to distinguish a memory access from an I/O access. M/ $\overline{\text{IO}}$ becomes valid in the $T_4$ preceding a bus cycle and remains valid until the final $T_4$ of the cycle (M = HIGH, IO = LOW). M/ $\overline{\text{IO}}$ floats to 3-state OFF <sup>(1)</sup> in local bus "hold acknowledge."
WR	29	0	<b>WRITE:</b> indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the $M/\overline{IO}$ signal. $\overline{WR}$ is active for $T_2$ , $T_3$ and $T_W$ of any write cycle. It is active LOW, and floats to 3-state OFF <sup>(1)</sup> in local bus "hold acknowledge."
INTA	24	0	$\overline{\text{INTA}}$ is used as a read strobe for interrupt acknowledge cycles. It is active LOW during T <sub>2</sub> , T <sub>3</sub> and T <sub>W</sub> of each interrupt acknowledge cycle.
ALE	acon 25 me,	0	<b>ADDRESS LATCH ENABLE:</b> provided by the processor to latch the address into an address latch. It is a HIGH pulse active during T <sub>1</sub> of any bus cycle. Note that ALE is never floated.
DT/Ā	27		<b>DATA TRANSMIT/RECEIVE:</b> needed in minimum system that desires to use a data bus transceiver. It is used to control the direction of data flow through the transceiver. Logically $DT/\overline{R}$ is equivalent to $\overline{S_1}$ in the maximum mode, and its timing is the same as for $M/\overline{IO}$ . (T = HIGH, R = LOW.) This signal floats to 3-state OFF <sup>(1)</sup> in local bus "hold acknowledge."



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Function
	Abolo ta of eff work a		<b>DATA ENABLE:</b> provided as an output enable for the transceiver in a minimum system which uses the transceiver. $\overline{\text{DEN}}$ is active LOW during each memory and I/O access and for INTA cycles. For a read or $\overline{\text{INTA}}$ cycle it is active from the middle of $T_2$ until the middle of $T_4$ , while for a write cycle it is active from the beginning of $T_2$ until the middle of $T_4$ . $\overline{\text{DEN}}$ floats to 3-state OFF <sup>(1)</sup> in local bus "hold acknowledge."
HOLD, HLDA	31, 30		HOLD: indicates that another master is requesting a local bus "hold." To be acknowledged, HOLD must be active HIGH. The processor receiving the "hold" request will issue HLDA (HIGH) as an acknowledgement in the middle of a T <sub>4</sub> or T <sub>i</sub> clock cycle. Simultaneous with the issuance of HLDA the processor will float the
	lic during the bed that tracking o	mother si	local bus and control lines. After HOLD is detected as being LOW, the processor will LOWer the HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines.  The same rules as for RQ/GT apply regarding when the local bus
	Character seration lyte of Op Cod	No Or	will be released. HOLD is not an asynchronous input. External synchronization should be provided if the system cannot otherwise guarantee the setup time.

#### NOTE:

### **FUNCTIONAL DESCRIPTION**

### STATIC OPERATION

All 80C86A circuitry is of static design. Internal registers, counters and latches are static and require no refresh as with dynamic circuit design. This eliminates the minimum operating frequency restriction placed on other microprocessors. The CMOS 80C86A can operate from DC to the appropriate upper frequency limit. The processor clock may be stopped in either state (high/low) and held there indefinitely. This type of operation is especially useful for system debug or power critical applications.

The 80C86A can be single stepped using only the CPU clock. This state can be maintained as long as is necessary. Single step clock operation allows simple interface circuitry to provide critical information for bringing up your system.

Static design also allows very low frequency operation. In a power critical situation, this can provide extremely low power operation since 80C86A power dissipation is directly related to operating frequency. As the system frequency is reduced, so is the operating power until, ultimately, at a DC input frequency, the 80C86A power requirement is the standby current.

### INTERNAL ARCHITECTURE

The internal functions of the 80C86A processor are partitioned logically into two processing units. The first is the Bus Interface Unit (BIU) and the second is the Execution Unit (EU) as shown in the block diagram of Figure 1.

These units can interact directly but for the most part perform as separate asynchronous operational processors. The bus interface unit provides the functions related to instruction fetching and queuing, operand fetch and store, and address relocation. This unit also provides the basic bus control. The overlap of instruction pre-fetching provided by this unit serves to increase processor performance through improved bus bandwidth utilization. Up to 6 bytes of the instruction stream can be queued while waiting for decoding and execution.

The instruction stream queuing mechanism allows the BIU to keep the memory utilized very efficiently. Whenever there is space for at least 2 bytes in the queue, the BIU will attempt a word fetch memory cycle. This greatly reduces "dead time" on the memory bus. The queue acts as a First-In-First Out (FIFO) buffer, from which the EU extracts instruction bytes as required. If the queue is empty (following a branch instruction, for example), the first byte into the queue immediately becomes available to the EU.

<sup>1.</sup> See the section on Bus Hold Circuitry.



Memory Reference Need	Segment Register Used	Segment Selection Rule
Instructions	CODE (CS)	Automatic with all instruction prefetch.
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base register except data references.
Local Data	DATA (DS)	Data references when: relative to stack, destination of string operation, or explicitly overridden.
External (Global) Data	EXTRA (ES)	Destination of string operations: Explicitly selected using a segment override.

The execution units receives pre-fetched instructions from the BIU queue and provides un-relocated operand addresses to the BIU. Memory operands are passed through the BIU for processing by the EU, which passes results to the BIU for storage. See the Instruction Set description for further register set and architectural descriptions.

### **MEMORY ORGANIZATION**

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is organized as a linear array of up to 1 million bytes, addressed as 00000(H) to FFFFF(H). The memory is logically divided into code, data, extra data, and stack segments of up to 64k bytes each, with each segment falling on 16-byte boundaries. (See Figure 3a.)




Figure 3a. Memory Organization

All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to the rules of the following table. All information in one segment type share the same logical attributes (e.g. code or data). By structuring memory into relocatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster, and more structured.

Word (16-bit) operands can be located on even or odd address boundaries and are thus not constrained to even boundaries as is the case in many 16-bit computers. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location. The BIU automatically performs the proper number of memory accesses, one if the word operand is on an even byte boundary and two if it is on an odd byte boundary. Except for the performance penalty, this double access is transparent to the software. This performance penalty does not occur for instruction fetches, only word operands.

Physically, the memory is organized as a high bank  $(D_{15}-D_8)$  and a low bank  $(D_7-D_0)$  of 512k 8-bit bytes addressed in parallel by the processor's address lines.

 $A_{19}$ – $A_1$ . Byte data with even addresses is transferred on the  $D_7$ - $D_0$  bus lines while odd addressed byte data ( $A_0$  HIGH) is transferred on the  $D_{15}$ – $D_8$  bus lines. The processor provides two enable signals,  $\overline{BHE}$  and  $A_0$ , to selectively allow reading from or writing into either an odd byte location, even byte location, or both. The instruction stream is fetched from memory as words and is addressed internally by the processor to the byte level as necessary.

In referencing word data the BIU requires one or two memory cycles depending on whether or not the starting byte of the word is on an even or odd address, respectively. Consequently, in referencing word operands performance can be optimized by locating data on even address boundaries. This is an especially useful technique for using the stack, since odd address references to the stack may adversely affect the context switching time for interrupt processing or task multiplexing.

Certain locations in memory are reserved for specific CPU operations (see Figure 3b.) Locations from address FFFF0H through FFFFFH are reserved for operations including a jump to the initial program loading routine. Following RESET, the CPU will always begin execution at location FFFF0H where the jump must be. Locations 00000H through 003FFH are reserved for interrupt operations. Each of the 256 possible interrupt types has its service routine pointed to by a 4-byte pointer element consisting of a 16-bit segment address and a 16-bit offset address. The pointer elements are assumed to have been stored at the respective places in reserved memory prior to occurrence of interrupts.




Figure 3b. Reserved Memory Locations

### MINIMUM AND MAXIMUM MODES

The requirements for supporting minimum and maximum 80C86A systems are sufficiently different that

they cannot be done efficiently with 40 uniquely defined pins. Consequently, the 80C86A is equipped with a strap pin (MN/ $\overline{\rm MX}$ ) which defines the system configuration. The definition of a certain subset of the pins changes dependent on the condition of the strap pin. When MN/ $\overline{\rm MX}$  pin is strapped to GND, the 80C86A treats pins 24 through 31 in maximum mode. An 82C88 bus controller interprets status information coded into  $\overline{\rm S}_0, \overline{\rm S}_1, \overline{\rm S}_2$  to generate bus timing and control signals compatible with the MULTI-BUS architecture. When the MN/ $\overline{\rm MX}$  pin is strapped to V<sub>CC</sub>, the 80C86A generates bus control signals itself on pins 24 through 31, as shown in parentheses in Figure 2. Examples of minimum mode and maximum mode systems are shown in Figure 4.

### **BUS OPERATION**

The 80C86A has a combined address and data bus commonly referred to as a time multiplexed bus. This technique provides the most efficient use of pins on the processor. This "local bus" can be buffered directly and used throughout the system with address latching provided on memory and I/O modules. In addition, the bus can also be demultiplexed at the processor with a single set of address latches if a standard non-multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as  $T_1$ ,  $T_2$ ,  $T_3$  and  $T_4$  (see Figure 5). The address is emitted from the processor during  $T_1$  and data transfer occurs on the bus during  $T_3$  and  $T_4$ .  $T_2$  is used primarily for changing the direction of the bus during read operations. In the event that a "NOT READY" indication is given by the addressed device, "Wait" states ( $T_W$ ) are inserted between  $T_3$  and  $T_4$ . Each inserted "Wait" state is of the same duration as a CLK cycle. Periods can occur between 80C86A bus cycles. These are referred to as "Idle" states ( $T_i$ ) or inactive CLK cycles. The processor uses these cycles for internal housekeeping.

During  $T_1$  of any bus cycle the ALE (Address Latch Enable) signal is emitted (by either the processor or the 82C88 bus controller, depending on the MN/ $\overline{\rm MX}$  strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.






Figure 4a. Minimum Mode iAPX 80C86A Typical Configuration




Figure 4b. Maximum Mode 80C86A Typical Configuration






Figure 5. Basic System Timing

Status bits  $\overline{\mathbb{S}}_0$ ,  $\overline{\mathbb{S}}_1$ , and  $\overline{\mathbb{S}}_2$  are used, in maximum mode, by the bus controller to identify the type of bus transaction according to the following table:

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Characteristics
0 (LOW)	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1 (HIGH)	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (no bus cycle)

Status bits  $S_3$  through  $S_7$  are multiplexed with high-order address bits and the  $\overline{BHE}$  signal, and are

therefore valid during  $T_2$  through  $T_4$ .  $S_3$  and  $S_4$  indicate which segment register (see Instruction Set description) was used for this bus cycle in forming the address, according to the following table:

S <sub>4</sub>	S <sub>3</sub>	Characteristics
0 (LOW)	0	Alternate Data (extra segment)
0	1	Stack
1 (HIGH)	0	Code or None
1	1	Data

 $S_5$  is a reflection of the PSW interrupt enable bit.  $S_6\!=\!0$  and  $S_7$  is a spare status pin.



### I/O ADDRESSING

In the 80C86A, I/O operations can address up to a maximum of 64k I/O byte registers or 32k I/O word registers. The I/O address appears in the same format as the memory address on bus lines  $A_{15}-A_{0}$ . The address lines  $A_{19}-A_{16}$  are zero in I/O operations. The variable I/O instructions which use register DX as a pointer have full address capability while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space.

I/O ports are addressed in the same manner as memory locations. Even addressed bytes are transferred on the  $D_7-D_0$  bus lines and odd addressed bytes on  $D_{15}-D_8$ . Care must be taken to assure that each register within an 8-bit peripheral located on the lower portion of the bus be addressed as even.

### **EXTERNAL INTERFACE**

### PROCESSOR RESET AND INITIALIZATION

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The 80C86A RESET is required to be HIGH for four or more CLK cycles. The 80C86A will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 7 CLK cycles. After this interval the 80C86A operates normally beginning with the instruction in absolute location FFFOH (see Figure 3b). The details of this operation are specified in the Instruction Set description of the MCS®-86 Family User's Manual. The RESET input is internally synchronized to the processor clock. At




Figure 6a. Bus hold circuitry pin 2-16, 34-39.

initialization the HIGH-to-LOW transition of RESET must occur no sooner than 50  $\mu$ s after power-up, to allow complete initialization of the 80C86A.

NMI asserted prior to the 2nd clock after the end of RESET will not be honored. If NMI is asserted after that point and during the internal reset sequence, the processor may execute one instruction before responding to the interrupt. A hold request active immediately after RESET will be honored before the first instruction fetch.

All 3-state outputs float to 3-state OFF<sup>(1)</sup> during RE-SET. Status is active in the idle state for the first clock after RESET becomes active and then floats to 3-state OFF<sup>(1)</sup>. ALE and HLDA are driven low.

#### NOTE:

1. See the section on Bus Hold Circuitry.

### **BUS HOLD CIRCUITRY**

To avoid high current conditions caused by floating inputs to CMOS devices and eliminate the need for pull-up/down resistors, "bus-hold" circuitry has been used on the 80C86A pins 2-16, 26-32, and 34-39 (Figures 6a, 6b). These circuits will maintain the last valid logic state if no driving source is present (i.e. an unconnected pin or a driving source which goes to a high impedance state). To overdrive the "bus hold" circuits, an external driver must be capable of supplying 350 µA minimum sink or source current at valid input voltage levels. Since this "bus hold" circuitry is active and not a "resistive" type element, the associated power supply current is negligible and power dissipation is significantly reduced when compared to the use of passive pull-up resistors.




Figure 6b. Bus hold circuitry pin 26-32.



### INTERRUPT OPERATIONS

Interrupt operations fall into two classes; software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the Instruction Set description. Hardware interrupts can be classified as non-maskable or maskable.

Interrupts result in a transfer of control to a new program location. A 256-element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see Figure 3b), which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type". An interrupting device supplies an 8-bit type number, during the interrupt acknowledge sequence, which is used to "vector" through the appropriate element to the new interrupt service program location.

### **NON-MASKABLE INTERRUPT (NMI)**

The processor provides a single non-maskable interrupt pin (NMI) which has higher priority than the maskable interrupt request pin (INTR). A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW-to-HIGH transition. The activation of this pin causes a type 2 interrupt. (See Instruction Set description.) NMI is required to have a duration in the HIGH state of greater than two CLK cycles, but is not required to be synchronized to the clock. Any high-going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves of a block-type instruction. Worst case response to NMI would be for multiply, divide and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during, or after the servicing of NMI. Another highgoing edge triggers another response if it occurs after the start of the NMI procedure. The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

### MASKABLE INTERRUPT (INTR)

The 80C86A provides a single interrupt request input (INTR) which can be masked internally by software

with the resetting of the interrupt enable FLAG status bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK. To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a blocktype instruction. During the interrupt response sequence further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt or single-step), although the FLAGS register which is automatically pushed onto the stack reflects the state of the processor prior to the interrupt. Until the old FLAGS register is restored the enable bit will be zero unless specifically set by an instruction.

During the response sequence (Figure 7) the processor executes two successive (back-to-back) interrupt acknowledge cycles. The 80C86A emits the LOCK signal from T2 of the first bus cycle until T2 of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle a byte is fetched from the external interrupt system (e.g., 82C59 PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table. An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. The INTERRUPT RE-TURN instruction includes a FLAGS pop which returns the status of the original interrupt enable bit when it restores the FLAGS.

### HALT

When a software "HALT" instruction is executed the processor indicates that it is entering the "HALT" state in one of two ways depending upon which mode is strapped. In minimum mode, the processor issues one ALE with no qualifying bus control signals. In Maximum Mode, the processor issues appropriate HALT status on  $\overline{S}_2$ ,  $\overline{S}_1$  and  $\overline{S}_0$  and the 82C88 bus controller issues one ALE. The 80C86A will not leave the "HALT" state when a local bus "hold" is entered while in "HALT". In this case, the processor reissues the HALT indicator. An interrupt request or RESET will force the 80C86A out of the "HALT" state.

Figure 8a. Bus hold circultry pin 2-18, 34-39.






Figure 7. Interrupt Acknowledge Sequence

## READ/MODIFY/WRITE (SEMAPHORE) OPERATIONS VIA LOCK

The LOCK status information is provided by the processor when directly consecutive bus cycles are required during the execution of an instruction. This provides the processor with the capability of performing read/modify/write operations on memory (via the Exchange Register With Memory instruction, for example) without the possibility of another system bus master receiving intervening memory cycles. This is useful in mutliprocessor system configurations to accomplish "test and set lock" operations. The LOCK signal is activated (forced LOW) in the clock cycle following the one in which the software "LOCK" prefix instruction is decoded by the EU. It is deactivated at the end of the last bus cycle of the instruction following the "LOCK" prefix instruction. While LOCK is active a request on a RQ/GT pin will be recorded and then honored at the end of the

### **EXTERNAL SYNCHRONIZATION VIA TEST**

As an alternative to the interrupts and general I/O capabilities, the 80C86A provides a single software-testable input known as the TEST signal. At any time the program may execute a WAIT instruction. If at that time the TEST signal is inactive (HIGH), pro-

gram execution becomes suspended while the processor waits for TEST to become active. It must remain active for at least 5 CLK cycles. The WAIT instruction is re-executed repeatedly until that time. This activity does not consume bus cycles. The processor remains in an idle state while waiting. All 80C86A drivers go to 3-state OFF if bus "Hold" is entered. If interrupts are enabled, they may occur while the processor is waiting. When this occurs the processor fetches the WAIT instruction one extra time, processes the interrupt, and then re-fetches and re-executes the WAIT instruction upon returning from the interrupt.

### BASIC SYSTEM TIMING

Typical system configurations for the processor operating in minimum mode and in maximum mode are shown in Figures 4a and 4b, respectively. In minimum mode, the MN/ $\overline{\rm MX}$  pin is strapped to  $V_{CC}$  and the processor emits bus control signals in a manner similar to the 8085. In maximum mode, the MN/ $\overline{\rm MX}$  pin is strapped to  $V_{SS}$  and the processor emits coded status information which the 82C88 bus controller uses to generate MULTIBUS compatible bus control signals. Figure 5 illustrates the signal timing relationships.






Figure 8. 80C86A Register Model

### SYSTEM TIMING—MINIMUM SYSTEM

The read cycle begins in T1 with the assertion of the Address Latch Enable (ALE) signal. The trailing (lowgoing) edge of this signal is used to latch the address information, which is valid on the local bus at this time, into a latch. The BHE and Ao signals address the low, high, or both bytes. From T1 to T4 the M/IO signal indicates a memory or I/O operation. At T2 the address is removed from the local bus and the bus goes to a high impedance state. The read control signal is also asserted at T2. The read (RD) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again 3-state its bus drivers. If a transceiver is required to buffer the 80C86A local bus, signals DT/R and DEN are provided by the 80C86A.

A write cycle also begins with the assertion of ALE and the emission of the address. The  $M/\overline{IO}$  signal is again asserted to indicate a memory or I/O write operation. In the  $T_2$  immediately following the address emission the processor emits the data to be written into the addressed location. This data remains valid until the middle of  $T_4$ . During  $T_2$ ,  $T_3$ , and  $T_W$  the processor asserts the write control signal. The write  $(\overline{WR})$  signal becomes active at the beginning of  $T_2$  as opposed to the read which is delayed somewhat into  $T_2$  to provide time for the bus to float.

The BHE and A<sub>0</sub> signals are used to select the proper byte(s) of the memory/IO word to be read or written according to the following table:

BHE	A0	Characteristics		
0	0	Whole word		
0	1	Upper byte from/ to odd address		
1	0	Lower byte from/ to even address		
1	1	None None		

I/O ports are addressed in the same manner as memory location. Even addressed bytes are transferred on the D<sub>7</sub>-D<sub>0</sub> bus lines and odd addressed bytes on D<sub>15</sub>-D<sub>8</sub>.

The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge signal ( $\overline{\text{INTA}}$ ) is asserted in place of the read ( $\overline{\text{RD}}$ ) signal and the address bus is floated. (See Figure 7.) In the second of two successive INTA cycles, a byte of information is read from bus lines D<sub>7</sub>-D<sub>0</sub> as supplied by the interrupt system logic (i.e., 82C59A Priority Interrupt Controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into an interrupt vector lookup table, as described earlier.

### **BUS TIMING—MEDIUM SIZE SYSTEMS**

For medium size systems the MN/MX pin is connected to VSS and the 82C88 Bus Controller is added to the system as well as a latch for latching the system address, and a transceiver to allow for bus loading greater than the 80C86A is capable of handling. Signals ALE, DEN, and DT/R are generated by the 82C88 instead of the processor in this configuration although their timing remains relatively the same. The 80C86A status outputs  $(\overline{S}_2, \overline{S}_1, \text{ and } \overline{S}_0)$ provide type-of-cycle information and become 82C88 inputs. This bus cycle information specifies read (code, data, or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 82C88 thus issues control signals specifying memory read or write, I/O read or write, or interrupt acknowledge. The 82C88 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence data isn't valid at the leading edge of write. The transceiver receives the usual T and OE inputs from the 82C88 DT/R and DEN.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can derive from an 82C59A located on either the local bus or the system bus. If the master 82C59A Priority Interrupt Controller is positioned on the local bus, a TTL gate is required to disable the transceiver when reading from the master 82C59A during the interrupt acknowledge sequence and software "poll".



### **ABSOLUTE MAXIMUM RATINGS\***

Supply Voltage (With respect to ground)	– 0.5 to 7.0V
Input Voltage Applied	
(w.r.t. ground) 0.5	to $V_{CC} + 0.5V$
Output Voltage Applied (w.r.t. ground)0.5	to V <sub>CC</sub> + 0.5V
Power Dissipation	1.0W
Storage Temperature	-65°C to 150°C
Ambient Temperature Under Bias	0°C to 70°C

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

### D.C. CHARACTERISTICS

 $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = 5V \pm 5\%)$ 

Symbol	Parameter	80C86A-2		Units	Test Conditions	
	ratameter	Min Max		Office	Test Conditions	
VIL	Input Low Voltage	-0.5	+0.8	V	YOR JUVER	
VIH	Input High Voltage (All inputs except clock)	2.0		٧	stov0	
V <sub>CH</sub>	Clock Input High Voltage	V <sub>CC</sub> -0.8		V blok	YOA XIRJOT	
VOL	Output Low Voltage		0.45	V	I <sub>OL</sub> = 2.5 mA	
V <sub>OH</sub>	Output High Voltage	3.0 V <sub>CC</sub> -0.4		٧	$I_{OH} = -2.5 \text{ mA}$ $I_{OH} = -100 \mu\text{A}$	
Icc	Power Supply Current		10 mA	\/MHz	VIL = GND, VIH = VCC	
Iccs	Standby Supply Current	0	500	μА	V <sub>IN</sub> = V <sub>CC</sub> or GND Outputs Unloaded CLK = GND or V <sub>CC</sub>	
ILI	Input Leakage Current		±1.0	μΑ	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	
I <sub>BHL</sub>	Input Leakage Current (Bus Hold Low)	50	400	μΑ	V <sub>IN</sub> = 0.8V (Note 4)	
Івнн	Input Leakage Current (Bus Hold High)	-50	-400	μΑ	V <sub>IN</sub> = 3.0V (Note 5)	
Івньо	Bus Hold Low Overdrive		600	μΑ	(Note 2)	
Івнно	Bus Hold High Overdrive		-600	μΑ	(Note 3)	
ILO	Output Leakage Current		±10	μΑ	V <sub>OUT</sub> = GND or V <sub>CC</sub>	
CIN	Capacitance of Input Buffer (All inputs except AD <sub>0</sub> -AD <sub>15</sub> , RQ/GT)	At .	5	pF	(Note 1)	
C <sub>IO</sub>	Capacitance of I/O Buffer (AD <sub>0</sub> -AD <sub>15</sub> , RQ/GT)		20	pF	(Note 1)	
Cour	Output Capacitance		15	pF	(Note 1)	

- 1. Characterization conditions are a) Frequency = 1 MHz; b) Unmeasured pins at GND; c)  $V_{IN}$  at  $\pm 5.0V$  or GND. 2. An external driver must source at least  $I_{BHLO}$  to switch this node from LOW to HIGH.

- 3. An external driver must sink at least  $I_{BHHO}$  to switch this node from HIGH to LOW. 4. Test Condition is to lower  $V_{IN}$  to GND and then raise  $V_{IN}$  to 0.8V on pins 2-16 & 34-39.
- 5. Test Condition is to raise V<sub>IN</sub> to V<sub>CC</sub> and then lower V<sub>IN</sub> to 3.0V on pins 2-16, 26-32 & 34-39.



### A.C. CHARACTERISTICS

 $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = 5V \pm 5\%)$ 

### MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS

Symbol	Parameter	80C86A-2		Units	Test	
		Min	Max	Onito	Conditions	
TCLCL	CLK Cycle Period	125	D.C.	ns		er Dissipa
TCLCH	CLK Low Time	68	Organ or o	ns	shutanst	
TCHCL	CLK High Time	44	\$10 to 700	ns	bell stuterist	
TCH1CH2	CLK Rise Time		10	ns	From 1.0	V to 3.5V
TCL2CL1	CLK Fall Time		10	ns	From 3.5	V to 1.0V
TDVCL	Data in Setup Time	20		ns	- 10/4 W M	01010
TCLDX	Data in Hold Time	10	- Itali	ns	45	
TR1VCL	RDY Setup Time into 82C84A (Notes 1, 2)	35	0.5	ns	r would fuget right fuget p atuget (A)	
TCLR1X Am a.s	RDY Hold Time into 82C84A (Notes 1, 2)	0	0.8	ns	Chack Input equitory Cupy High	
TRYHCH	READY Setup Time into 80C86A	68	307	ns	Pawer Sup	
TCHRYX	READY Hold Time into 80C86A	20		ns	Raydonala	
TRYLCL	READY Inactive to CLK (Note 3)	-8	98	ns	Man Lingal Man Lingal	
THVCH	HOLD Setup Time	20	Te-	ns	view Lugal	
TINVCH	INTR, NMI, TEST Setup Time (Note 2)	15		ns	Food aug Holoid aug	
TILIH	Input Rise Time (Except CLK)		15	ns	From 0.8V to 2.0V	
TIHIL	Input Fall Time (Except CLK)		15	ns	From 2.0V to 0.8V	



# **A.C. CHARACTERISTICS** (Continued) (T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5V ±5%)

### **Timing Responses**

Symbol	Parameter	80C86A-	2	Units	Test	
	Parameter	Min	Max	Omis	Conditions	
TCLAV	Address Valid Delay	10	60	ns		
TCLAX	Address Hold Time	10	3/6, 1 36,	ns	C. Truting inputs are drivers in a logic "0". Timen magnusum	
TCLAZ	Address Float Delay	TCLAX	50	ns		
TLHLL	ALE Width	TCLCH-10		ns	AVEFORMS	
TCLLH	ALE Active Delay		50	ns		
TCHLL	ALE Inactive Delay		55	ns	HAMUM MODE	
TLLAX	Address Hold Time to ALE Inactive	TCHCL-10	77 20107	ns		
TCLDV	Data Valid Delay	10	60	ns	(Mg) (FAR (MB) 100	
TCHDX	Data Hold Time	10		ns		
TWHDX	Data Hold Time After WR	TCLCH-30		ns	894	
TCVCTV	Control Active Delay 1	10	70	ns	ACTOR ACTOR ASSESSED	
TCHCTV	Control Active Delay 2	10	60	ns	SIA	
TCVCTX	Control Inactive Delay	10	70	ns	SURPLANTAGE TOP	
TAZRL	Address Float to READ Active	0		ns	- A ST (188 198	
TCLRL	RD Active Delay	10	100	ns		
TCLRH	RD Inactive Delay	10	80	ns	Studen wood p.c.you	
TRHAV	RD Inactive to Next Address Active	TCLCL-40	Jacon L.	ns		
TCLHAV	HLDA Valid Delay	10	100	ns		
TRLRH	RD Width	2TCLCL-50	man X	ns	ADA-ADA	
TWLWH	WR Width	2TCLCL-40		ns		
TAVAL	Address Valid to ALE Low	TCLCH-40	FJOY YEQ	ns	READ CYCLE	
TOLOH	Output Rise Time	BA CITAL	15	ns	From 0.8V to 2.0V	
TOHOL	Output Fall Time	der Ventroteit	15	ns	From 2.0V to 0.8V	

- NOTES:


  1. Signal at 82C84A shown for reference only. See 82C84A data sheet for the most recent specifications.

  2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.


  3. Applies only to T2 state. (8 ns into T3).




#### A.C. TESTING INPUT, OUTPUT WAVEFORM




#### A.C. TESTING LOAD CIRCUIT




#### **WAVEFORMS**









- 1. All output timing measurements are made at 1.5V unless otherwise noted.
- 2. RDY is sampled near the end of T<sub>2</sub>, T<sub>3</sub>, T<sub>W</sub> to determine if T<sub>W</sub> machines states are to be inserted.

  3. Two INTA cycles run back-to-back. The 80C86A local ADDR/DATA BUS is floating during both INTA cycles. Control signals shown for second INTA cycle.
- 4. Signals at 82C84A are shown for reference only.



#### A.C. CHARACTERISTICS

# MAX MODE SYSTEM (USING 82C88 BUS CONTROLLER) TIMING REQUIREMENTS

Symbol	Parameter	80C8	6A-2	Units	Test	
Symbol	Parameter	Min Max		Onits	Conditions	
TCLCL	CLK Cycle Period	125	D.C.	ns	MARCHANIA MARCHANIA	
TCLCH	CLK Low Time	68		ns		
TCHCL	CLK High Time	44		ns		
TCH1CH2	CLK Rise Time	patriot All	10	ns	From 1.0V to 3.5\	
TCL2CL1	CLK Fall Time	The Jan	10	ns	From 3.5V to 1.0\	
TDVCL	Data in Setup Time	20		ns		
TCLDX	Data in Hold Time	10	Tiples.	ns		
TR1VCL	RDY Setup Time into 82C84A (Notes 1, 2)	35	- YA	ns		
TCLR1X	RDY Hold Time into 82C84A (Notes 1, 2)	0	TOVOT	ns	BLORD STAND O BYON	
TRYHCH	READY Setup Time into 80C86A	68		ns	ATM (06) tooV a 517日	
TCHRYX	READY Hold Time into 80C86A	20		ns		
TRYLCL	READY Inactive to CLK (Note 4)	-8		ns		
TINVCH	Setup Time for Recognition (INTR, NMI, TEST) (Note 2)	15	WIGHT	ns	\$30YO 4798	
TGVCH	RQ/GT Setup Time	15		ns	A STANTON,	
TCHGX	RQ Hold Time into 80C86A	30		ns	Light militing	
TILIH	Input Rise Time (Except CLK) (Note 5)		. 15	ns	From 0.8V to 2.0\	
TIHIL	Input Fall Time (Except CLK) (Note 5)		15	ns	From 2.0V to 0.8\	

#### **TIMING RESPONSES**

Symbol	Parameter	80C86A-	2	Units	Test
Symbol	age - Art	Min	Max	Onito	Conditions
TCLML	Command Active Delay (Note 1)	5	35	ns	
TCLMH	Command Inactive Delay (Note 1)	5	35	ns	u.C. Teguing Inpetro, and Brival Sogic "O". Timing recessore
TRYHSH	READY Active to Status Passive (Note 3)		65	ns	AVEFORMS
TCHSV	Status Active Delay	10	60	ns	
TCLSH	Status Inactive Delay	10	7,0	ns	адом шимод
TCLAV	Address Valid Delay	10	60	ns	
TCLAX	Address Hold Time	10		ns	
TCLAZ	Address Float Delay	TCLAX	50	ns	
TSVLH	Status Valid to ALE High (Note 1)		20	ns	
TSVMCH	Status Valid to MCE High (Note 1)	X X	30	ns	
TCLLH	CLK Low to ALE Valid (Note 1)	verb	20	ns	
TCLMCH	CLK Low to MCE High (Note 1)		25	ns	Taxan all Plants
TCHLL	ALE Inactive Delay (Note 1)	4	18	ns	
TCLDV	Data Valid Delay	10	60	ns	nd or SR2
TCHDX	Data Hold Time	10	THE PARTY	ns	
TCVNV	Control Active Delay (Note 1)	5	45	ns	DESIGNATION OF THE PERSON OF T
TCVNX	Control Inactive Delay (Note 1)	10	45	ns	A RECORDER
TAZRL	Address Float to Read Active	0		ns	ate vide
TCLRL	RD Active Delay	10	100	ns	
TCLRH	RD Inactive Delay	10	80	ns	
TRHAV	RD Inactive to Next Address Active	TCLCL-40		ns	(MO) 100 ASS
TCHDTL	Direction Control Active Delay (Note 1)	- 10 JOTH	50	ns	
TCHDTH	Direction Control Inactive Delay (Note 1)	C JOBA DA	30	ns	
TCLGL	GT Active Delay	0	50	ns	
TCLGH	GT Inactive Delay	0	50	ns	
TRLRH	RD Width	2TCLCL-50		ns	
TOLOH	Output Rise Time	- 1-34201	15	ns	From 0.8V to 2.0V
TOHOL	Output Fall Time	7	15	ns	From 2.0V to 0.8V

- 1. Signal at 82C84A or 82C88 shown for reference only. See 82C84A and 82C88 for the most recent specifications.

  2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.


  3. Applies only to T3 and wait states.

  4. Applies only to T2 state (8 ns into T3).


  5. These parameters are characterized and not 100% tested.



## A.C. TESTING INPUT, OUTPUT WAVEFORM




#### A.C. TESTING LOAD CIRCUIT




#### **WAVEFORMS**

#### **MAXIMUM MODE**





#### **MAXIMUM MODE** (Continued)





#### NOTES:


- 1. All timing measurements are made at 1.5V unless otherwise noted.
- 2. RDY is sampled near the end of T2, T3, TW to determine if TW machines states are to be inserted.
- 3. Cascade address is valid between first and second INTA cycle.
- 4. Two INTA cycles run back-to-back. The 80C86A local ADDR/DATA BUS is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.
- 5. Signals at 82C84A or 82C88 are shown for reference only.
- 6. The issuance of the 82C88 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high 82C88 CEN.
- 7. Status inactive in state just prior to T<sub>4</sub>.




#### **ASYNCHRONOUS SIGNAL RECOGNITION**








#### REQUEST/GRANT SEQUENCE TIMING (MAXIMUM MODE ONLY)





# HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM MODE ONLY)



#### Table 2. Instruction Set Summary

	Table 2. Instructi	on Set Summary		
Mnemonic and Description		Instruction	on Code	pareignal
DATA TRANSFER		1		Sha vertuena UCRA — ARI
MOV = Move:	76543210	76543210	76543210	76543210
Register/Memory to/from Register**	100010dw	mod reg r/m		
Immediate to Register/Memory .	1100011w	mod 0 0 0 r/m	data	data if w = 1
Immediate to Register	1011 w reg	data	data if w = 1	reg./Memory and Register
Memory to Accumulator	1010000w	addr-low	addr-high	(I resistate from Pagatas II)
Accumulator to Memory	1010001w	addr-low	addr-high	Trineciate front Accommis
Register/Memory to Segment Register**	10001110	mod 0 reg r/m		
Segment Register to Register/Memory	10001100	mod 0 reg r/m		
PUSH = Push:				
Register/Memory	11111111	mod 1 1 0 r/m		
Register	01010reg	WALL DOOR		
Segment Register	000 reg 1 1 0			
Segment negister	grant and was to be a second or the second of			
POP = Pop:				
Register/Memory	10001111	mod 0 0 0 r/m		
Register	0 1 0 1 1 reg			
Segment Register	0 0 0 reg 1 1 1			
XCHG = Exchange:		. whoritob		
Register/Memory with Register	1000011w	mod reg r/m		
Register with Accumulator	10010 reg			
IN = Input from:				
Fixed Port	1110010w	port		
Variable Port	1110110w	111111111111111111111111111111111111111		
OUT = Output to:				
Fixed Port	1110011w	port		
Variable Port	1110111w	11010100		
XLAT = Translate Byte to AL	11010111			
LEA = Load EA to Register	10001101	mod reg r/m		
LDS = Load Pointer to DS	11000101	mod reg r/m		
LES = Load Pointer to ES	11000100	mod reg r/m		
LAHF = Load AH with Flags	10011111	1 00011001		
SAHF = Store AH into Flags	10011110			
PUSHF = Push Flags	10011100			
POPF = Pop Flags	10011101			



Mnemonic and Description	FYLING BUC	Instruc	tion Code	
ARITHMETIC ADD = Add:	76543210	76543210	76543210	76543210
Reg./Memory with Register to Either	00000dw	mod reg r/m		
Immediate to Register/Memory	100000sw	mod 0 0 0 r/m	data	data if s w = 01
Immediate to Accumulator	0000010w	data	data if w = 1	
ADC = Add with Carry:	Hard State of the			
Reg./Memory with Register to Either	000100dw	mod reg r/m		
mmediate to Register/Memory	100000sw	mod 0 1 0 r/m	data	data if s w = 01
mmediate to Accumulator	0001010w	data	data if w = 1	]
	0001010#	data	Gata II W	_
NC = Increment:				
Register/Memory	1111111W	mod 0 0 0 r/m		
Register	01000 reg			
AAA = ASCII Adjust for Add	00110111	20242219		
DAA = Decimal Adjust for Add	00100111	we01000:	District Version	
SUB = Subtract:	min 0 d arcein	A CTROOPE		
Reg./Memory and Register to Either	001010dw	mod reg r/m		setalpulfi pi aselbi
mmediate from Register/Memory	100000sw	mod 1 0 1 r/m	data	data if s w = 01
mmediate from Accumulator	0010110w	data	data if w = 1	
SBB = Subtract with Borrow			Townson or the second	
Reg./Memory and Register to Either	000110dw	mod reg r/m		
mmediate from Register/Memory	100000sw	mod 0 1 1 r/m	data	data if s w = 01
Immediate from Accumulator	0001110w	data	data if w = 1	
DEC = Decrement:				
Register/Memory	1111111w	mod 0 0 1 r/m		
Register	01001 reg	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
NEG = Change Sign	1111011w	mod 0 1 1 r/m		
CMP = Compare:				
Register/Memory and Register	001110dw	mod reg r/m		
mmediate with Register/Memory	100000sw	mod 1 1 1 r/m	data	data if s w = 01
mmediate with Accumulator	0011110w	data	data if w = 1	Total Antipon distribute
AAS = ASCII Adjust for Subtract	00111111			
DAS = Decimal Adjust for Subtract	00101111	3017		
MUL = Multiply (Unsigned)	1111011w	mod 1 0 0 r/m		
MUL = Integer Multiply (Signed)	1111011w	mod 1 0 1 r/m		
AAM = ASCII Adjust for Multiply	11010100	00001010		
DIV = Divide (Unsigned)	1111011w	mod 1 1 0 r/m		
DIV = Integer Divide (Signed)	1111011w	mod 1 1 1 r/m		
AAD = ASCII Adjust for Divide	11010101	00001010		
CBW = Convert Byte to Word	10011000			
CWD = Convert Word to Double Word	10011001			



Mnemonic and Description		Instruc	tion Code	
LOGIC	76543210	76543210	76543210	76543210
NOT = Invert	1111011w	mod 0 1 0 r/m		
SHL/SAL = Shift Logical/Arithmetic Left	110100vw	mod 1 0 0 r/m		
SHR = Shift Logical Right	110100vw	mod 1 0 1 r/m		
SAR = Shift Arithmetic Right	110100vw	mod 1 1 1 r/m		
ROL = Rotate Left	110100vw	mod 0 0 0 r/m		
ROR = Rotate Right	110100vw	mod 0 0 1 r/m		
RCL = Rotate Through Carry Flag Left	110100vw	mod 0 1 0 r/m		
RCR = Rotate Through Carry Right	110100vw	mod 0 1 1 r/m		
AND = And:		f. riegori		
Reg./Memory and Register to Either	001000dw	mod reg r/m		
Immediate to Register/Memory	1000000w	mod 1 0 0 r/m	data	data if w = 1
Immediate to Accumulator	0010010w	data	data if w = 1	amost politica Ademos
TEST = And Function to Flags, No Result:	900	1 20701110	1	I Visio I no amulti - T
Register/Memory and Register	1000010w	mod reg r/m	Subject (Sendan)	
Immediate Data and Register/Memory	1111011w	mod 0 0 0 r/m	data	data if w = 1
Immediate Data and Accumulator	1010100w	data	data if w = 1	Not Greater
OR = Or:	980	1 01001110	REGULATION N	Stell no grad = 3(A) Seval
Reg./Memory and Register to Either	000010dw	mod reg r/m	Visignal year	
Immediate to Register/Memory	1000000w	mod 0 0 1 r/m	data	data if w = 1
Immediate to Accumulator	0000110w	data	data if w = 1	Jump on Overnow
XOR = Exclusive OR:	and a contract	1 8 000 11110	GGGG II W	June on Sign
Reg./Memory and Register to Either	001100dw	mod reg r/m	ond torrough	
Immediate to Register/Memory	1000000w	mod 1 1 0 r/m	data	data if w = 1
Immediate to Accumulator	0011010w	data	data if w = 1	1
	OOTTOTOW	uata	data ii w — i	Green
STRING MANIPULATION	gaile	A Contract		
REP = Repeat	1111001z	1 there is		
MOVS = Move Byte/Word	1010010w	1701140		
CMPS = Compare Byte/Word	1010011w	A topostera		
SCAS = Scan Byte/Word	1010111w	79071110		
LODS = Load Byte/Wd to AL/AX	1010110w	01000		
STOS = Stor Byte/Wd from AL/A	1010101w	10000111		
CONTROL TRANSFER				
CALL = Call:				
Direct Within Segment [	11101000	disp-low	disp-high	
Indirect Within Segment [	11111111	mod 0 1 0 r/m		
Direct Intersegment [	10011010	offset-low	offset-high	belia 243
		seg-low	seg-high	
Indirect Intersegment	11111111	mod 0 1 1 r/m	110	History Constitute =



Mnemonic and Description	oltseniani	Instruct	lon Code
CONTROL TRANSFER (Continued)	76543210	- 97984897	0000
JMP = Unconditional Jump:	76543210	76543210	76543210 Bent = TO
Direct Within Segment [	11101001	disp-low	disp-high
Direct Within Segment-Short	11101011	disp	
Indirect Within Segment	11111111	mod 1 0 0 r/m	
Direct Intersegment	11101010	offset-low	offset-high
		seg-low	seg-high
Indirect Intersegment	11111111	mod 1 0 1 r/m	ISL = Hoteln Through Cony Flag Left
RET = Return from CALL:	min.1 1.0 tom	wvooteft	
Within Segment	11000011		SnA = Gs
Within Seg. Adding Immed to SP	11000010	data-low	data-high
Intersegment	11001011	wacquaer	nmediate to Register/Monory
Intersegment Adding Immediate to SP	11001010	data-low	data-high
JE/JZ = Jump on Equal/Zero	01110100	disp	EST - And Function to Flags. No Result:
JL/JNGE = Jump on Less/Not Greater	01111100	disp	
or Equal  JLE/JNG = Jump on Less or Equal/	01111110	disp	
Not Greater	stsb	9/00/10/01	
JB/JNAE = Jump on Below/Not Above or Equal	01110010	disp	
JBE/JNA = Jump on Below or Equal/ Not Above	01110110	disp	serios of screenships of the years N. par
JP/JPE = Jump on Parity/Parity Even	01111010	disp	
JO = Jump on Overflow	01110000	disp	none-fille la Accumulator
JS = Jump on Sign	01111000	disp	
JNE/JNZ = Jump on Not Equal/Not Zero [	01110101	disp	
JNL/JGE = Jump on Not Less/Greater or Equal	01111101	disp	
JNLE/JG = Jump on Not Less or Equal/	01111111	disp	
Greater  JNB/JAE = Jump on Not Below/Above	01110011		
or Equal  JNBE/JA = Jump on Not Below or		disp	
Equal/Above L	01110111	disp	
JNP/JPO = Jump on Not Par/Par Odd	01111011	disp	
JNO = Jump on Not Overflow	01110001	disp	The State Prints in State Prin
JNS = Jump on Not Sign	01111001	disp	
LOOP = Loop CX Times	11100010	disp	
LOOPZ/LOOPE = Loop While Zero/Equal	11100001	disp	
LOOPNZ/LOOPNE = Loop While Not Zero/Equal	11100000	disp	
JCXZ = Jump on CX Zero	11100011	disp	
INT = Interrupt			
Type Specified	11001101	type	
Type 2	11001100		
INTO = Interrupt on Overflow	11001110		
IRET = Interrupt Return	11001111	FEFFE	Inemposes intended



Mnemonic and Description	2-880	Instruction Code
PROCESSOR CONTROL	76543210	76543210
CLC = Clear Carry	11111000	t 8-Bit Data Bus Interface
CMC = Complement Carry	11110101	anufactifica Accepted Ad-81 a
STC = Set Carry	11111001	erydik t of villdsgs0 pnisaarbbA tostild a
CLD = Clear Direction	11111100	of Memory
STD = Set Direction	11111101	Direct Software Compatibility with 2026
CLI = Clear Interrupt	11111010	UPO
STI = Set Interrupt	11111011	t 14-Word by 16-5it Register Set with
HLT = Halt	11110100	Syremetrical Operations
WAIT = Wait	10011011	a 24 Operand Addressing Modes
ESC = Escape (to External Device)	11011xxx	mod x x x r/m
LOCK = Bus Lock Prefix	11110000	he Intel 8088 is a high performance microprocessor in

#### NOTES:

- AL = 8-bit accumulator
- AX = 16-bit accumulator
- CX = Count register
- DS = Data segment
- ES = Extra segment

Above/below refers to unsigned value.

Greater = more positive:

Less = less positive (more negative) signed values

if d = 1 then "to" reg; if d = 0 then "from" reg

if w = 1 then word instruction; if w = 0 then byte instruc-

if mod = 11 then r/m is treated as a REG field

if mod = 00 then DISP = 0\*, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16 bits, disp-high is absent

if mod = 10 then DISP = disp-high: disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP

if r/m = 010 then EA = (BP) + (SI) + DISP

if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 100 then EA = (SI) + DISP

if r/m = 101 then EA = (DI) + DISP if r/m = 110 then EA = (BP) + DISP\* if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

\*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low

\*\*MOV CS, REG/MEMORY not allowed.

if s w = 01 then 16 bits of immediate data form the oper-

if s w = 11 then an immediate data byte is sign extended to form the 16-bit operand

if v = 0 then "count" = 1; if v = 1 then "count" in (CL) register

x = don't care

z is used for string primitives for comparison with ZF FLAG SEGMENT OVERRIDE PREFIX

### 001 reg 110

REG is assigned according to the following table:

	16-Bit (w	= 1)	8-Bit (v	v = 0)	Segi	ment
	000	AX	000	AL	00	ES
	001	CX	001	CL	01	CS
	010	DX	010	DL	10	SS
	011	BX	011	BL	11	DS
	100	SP	100	AH	anna	
	101	BP	101	CH	95A	
2 3	110	SI	110	DH	1980	
2	111	DI	111	ВН		

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

X:X:X:X:(OF):(DF):(IF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

Mnemonics © Intel, 1978

#### DATA SHEET REVISION REVIEW

The following list represents key differences between this and the -001 data sheet. Please review this summary carefully.

1. In the Pin Description Table (Table 1), the description of the HLDA signal being issued has been corrected. HLDA will be issued in the middle of either the T<sub>4</sub> or T<sub>i</sub> state.



# 8088 8-BIT HMOS MICROPROCESSOR 8088/8088-2

- 8-Bit Data Bus Interface
- 16-Bit Internal Architecture
- Direct Addressing Capability to 1 Mbyte of Memory
- Direct Software Compatibility with 8086 CPU
- 14-Word by 16-Bit Register Set with Symmetrical Operations
- **24 Operand Addressing Modes**

- **■** Byte, Word, and Block Operations
- 8-Bit and 16-Bit Signed and Unsigned Arithmetic in Binary or Decimal, Including Multiply and Divide
- **Two Clock Rates:** 
  - -5 MHz for 8088
  - -8 MHz for 8088-2
- Available in EXPRESS
  - Standard Temperature Range
  - Extended Temperature Range

The Intel 8088 is a high performance microprocessor implemented in N-channel, depletion load, silicon gate technology (HMOS-II), and packaged in a 40-pin CERDIP package. The processor has attributes of both 8-and 16-bit microprocessors. It is directly compatible with 8086 software and 8080/8085 hardware and peripherals.




Figure 1. 8088 CPU Functional Block Diagram



# **Table 1. Pin Description**

The following pin function descriptions are for 8088 systems in either minimum or maximum mode. The "local bus" in these descriptions is the direct multiplexed bus interface connection to the 8088 (without regard to additional bus buffers).

Symbol	Pin No.	Туре	NH of WOLLs med notherun	Name and	Function
AD7-AD0	9–16	1/0	memory/IO address (T1)	and data (3-state OFF	constitute the time multiplexed T2, T3, Tw, T4) bus. These lines are during interrupt acknowledge and
A15-A8		0	entire bus cycle (T1-T4). to remain valid. A15-A8	These line are active h	e address bits 8 through 15 for the s do not have to be latched by ALE HIGH and float to 3-state OFF cal bus "hold acknowledge".
A19/S6, A18/S5, A17/S4, A16/S3	35-38	O service the control of the control	address lines for memory are LOW. During memory available on these lines of The status of the interrup beginning of each clock of This information indicates used for data accessing.	operations on and I/O op during T2, T ot enable fla cycle. S4 ar s which seg	se are the four most significant by During I/O operations, these lines perations, status information is 3, Tw, and T4. S6 is always low. If the second is 3 are encoded as shown.  Imment register is presently being local bus "hold acknowledge".
iatingulan a		SE. It is	S4	S3	Characteristics
TA preceding e HIGH, M =  Je"  a memory or wife ve for TS/TJ, and in local bus	cknowled cknowled dog a wat	aemox yo eru i a blorifi raofaeq Jangia E of ala	0 (LOW) 0 1 (HIGH) 1 S6 is 0 (LOW)	0 1 0 1	Alternate Data Stack
WO.J svitos at it	32	O siworo asbalv	READ: Read strobe indic memory or I/O read cycle S2. This signal is used to bus. RD is active LOW du	eates that the e, depending read device uring T2, T3 GH in T2 un	e processor is performing a g on the state of the IO/M pin or es which reside on the 8088 local and Tw of any read cycle, and is til the 8088 local bus has floated. hold acknowledge".
READY  est reproductive of the aborts  of also be aborts	22	eard pin sisento ent mil nost	device that it will complet memory or I/O is synchro READY. This signal is ac	te the data to onized by the tive HIGH.	om the addressed memory or I/O transfer. The RDY signal from the 8284 clock generator to form the 8088 READY input is not tot guaranteed if the set up and hold
INTR case granulo y as fi aloro alf as fi aloro alf and anaze as a	18	For a n TA, wh s of TA.	during the last clock cycle processor should enter in subroutine is vectored to system memory. It can be	e of each in nto an interr via an inter e internally	iggered input which is sampled struction to determine if the upt acknowledge operation. A rupt vector lookup table located in masked by software resetting the y synchronized. This signal is active
TEST	23	1	input is LOW, execution of	continues, o synchronize	t for test" instruction. If the TEST therwise the processor waits in an ed internally during each clock



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Function
NMI	17	to she d	NON-MASKABLE INTERRUPT: is an edge triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from a LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.
RESET	21	metri gr	RESET: causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. It restarts execution, as described in the instruction set description, when RESET returns LOW. RESET is internally synchronized.
CLK	19	not have and float	<b>CLOCK:</b> provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.
Vcc	40	DROM SE	V <sub>CC</sub> : is the +5V ±10% power supply pin.
GND	1, 20	JOT SITE OF	GND: are the ground pins.
MN/MX	33	Fiste Jano	MINIMUM/MAXIMUM: indicates what mode the processor is to operate in. The two modes are discussed in the following sections.

The following pin function descriptions are for the 8088 minimum mode (i.e.,  $MN/\overline{MX} = V_{CC}$ ). Only the pin functions which are unique to minimum mode are described; all other pin functions are as described above.

Symbol	Pin No.	Туре	Name and Function
IO/M	28	0	<b>STATUS LINE:</b> is an inverted maximum mode $\overline{S2}$ . It is used to distinguish a memory access from an I/O access. IO/ $\overline{M}$ becomes valid in the T4 preceding a bus cycle and remains valid until the final T4 of the cycle (I/O = HIGH, M = LOW). IO/ $\overline{M}$ floats to 3-state OFF in local bus "hold acknowledge".
WR	29	0	<b>WRITE:</b> strobe indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the $IO/\overline{M}$ signal. WR is active for T2, T3, and Tw of any write cycle. It is active LOW, and floats to 3-state OFF in local bus "hold acknowledge".
INTA	24	0	INTA: is used as a read strobe for interrupt acknowledge cycles. It is active LOW during T2, T3, and Tw of each interrupt acknowledge cycle.
ALE	25	0	ADDRESS LATCH ENABLE: is provided by the processor to latch the address into an address latch. It is a HIGH pulse active during clock low of T1 of any bus cycle. Note that ALE is never floated.
DT/R 10 mo	27	O GRAN	<b>DATA TRANSMIT/RECEIVE:</b> is needed in a minimum system that desires to use a data bus transceiver. It is used to control the direction of data flow through the transceiver. Logically, $DT/\overline{R}$ is equivalent to $\overline{S1}$ in the maximum mode, and its timing is the same as for $IO/\overline{M}$ (T = HIGH, R = LOW). This signal floats to 3-state OFF in local "hold acknowledge".
DEN bold	26	O side sugneto o sobelw uxool n	DATA ENABLE: is provided as an output enable for the data bus transceiver in a minimum system which uses the transceiver. DEN is active LOW during each memory and I/O access, and for INTA cycles. For a read or INTA cycle, it is active from the middle of T2 until the middle of T4, while for a write cycle, it is active from the beginning of T2 until the middle of T4. DEN floats to 3-state OFF during local bus "hold acknowledge".



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	d Function	Hanna an	Nan	ne and Function
	31, 30 nuo e tuse d vincing relocas fi estecibra	I, O acong t eripid p al ed va (8 esu ratasan	acknowledg request will Ti clock cyc the local bu processor k	jed, HOLD m issue HLDA le. Simultane s and contro owers HLDA ive the local	nust be act (HIGH) as eous with t I lines. Afte , and wher	ter is requesting a local bus "hold". To be live HIGH. The processor receiving the "hold" an acknowledgement, in the middle of a T4 or the issuance of HLDA the processor will float er HOLD is detected as being LOW, the at the processor needs to run another cycle, it control lines. HOLD and HLDA have internal
local next	owed the	o en 18 edge" e	The same of the sa			External synchronization should be provided if antee the set up time.
SSO	34	0	combination		/M and DT	ent to SO in the maximum mode. The /R allows the system to completely decode the
			001110111000	0,00000000		
	ates to the	THE CO.		DT/R	SSO	Characteristics
	ne 8088 c a T4., rea of the	d that i n enter seque	10/M 1(HIGH) 1	DT/R 0 0	0 1	Interrupt Acknowledge Read I/O Port Write I/O Port
	he 6068 of the scanange.	d that in enter saque the bus of	IO/M 1(HIGH)	DT/R 0 0 1 1 0 0	0 1 0 1 0	Interrupt Acknowledge Read I/O Port

The following pin function descriptions are for the 8088/8288 system in maximum mode (i.e.,  $MN/\overline{MX} = GND$ ). Only the pin functions which are unique to maximum mode are described; all other pin functions are as described above.


Symbol	Pin No.	Туре	Salvada di Inc	Name and Function									
	CONTRACTOR OF THE PARTY OF THE		STATUS: is active during clock high of T4, T1, and T2, and is returned to the passive state (1,1,1) during T3 or during Tw when READY is HIGH. This status is used by the 8288 bus controller to generate all memory and I/O access control signals. Any change by \$\overline{52}\$, \$\overline{51}\$, or \$\overline{50}\$ during T4 is used to indicate the beginning of a bus cycle, and the return to the passive state in T3 and Tw is used to indicate the end of a bus cycle.  These signals float to 3-state OFF during "hold acknowledge". During the first clock cycle after RESET becomes active, these signals are active HIGH. After this first clock, they float to 3-state OFF.										
			<u>\$2</u> <u>\$1</u>		<u>\$0</u>	Characteristics							
	ent to gr	l tracki	0(LOW)	0	0	Interrupt Acknowledge							
	n the que	pictw te	0 0 0 0 0	0 1	1 0 1	Read I/O Port Write I/O Port Halt							
	63	deligitati	1(HIGH) 0 Code Access										
,	91	m Quai	1 sbeeq0 1 epsu	to el di la	1 0 1	Read Memory Write Memory Passive							



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	oligan Towns	Mana.	Name and Function							
RQ/GT0, RQ/GT1	30, 31	1/0	processor to cycle. Each p	release the in is bidire has an in	has are used by other local bus masters to force the e local bus at the end of the processor's current bus octional with $\overline{RQ}/\overline{GT0}$ having higher priority than $\overline{RQ}/\overline{GT0}$ the remaining pull-up resistor, so may be left unconnected. Lence is as follows (See Figure 8):							
	run anocha LDA hava	of absell 4 ons O	1. A pulse of one CLK wide from another local bus master indicates a loc bus request ("hold") to the 8088 (pulse 1).									
	d bluoda a	orizatio time.	requesting m bus to float a	ck cycle, a pulse one clock wide from the 8088 to the se 2), indicates that the 8088 has allowed the local vill enter the "hold acknowledge" state at the next								
	ST_abon to latelqmod	numposn of meta		terface unit is disconnected logically from the local wledge". The same rules as for HOLD/HOLDA apply eleased.								
	autine 1	operado opdadaja	(pulse 3) that	3. A pulse one CLK wide from the requesting master indicates to the 8088 (pulse 3) that the "hold" request is about to end and that the 8088 can reclaim the local bus at the next CLK. The CPU then enters T4.								
			Each master-master exchange of the local bus is a sequence of three pulses. There must be one idle CLK cycle after each bus exchange. Pulses are active LOW.									
					while the CPU is performing a memory cycle, it will uring T4 of the cycle when all the following conditions							
	nade (se per par fue	munios to Va. to	3. Current cy sequence.	cle is not t	r before T2. he low bit of a word. he first acknowledge of an interrupt acknowledge s not currently executing.							
	antale di	0 1 T2, an			hen the request is made the two possible events will							
	is Hight a double thin	YGASA Is York o) bseu	2. A memory	cycle will	eased during the next clock. start within 3 clocks. Now the four rules for a currently oply with condition number 1 already satisfied.							
LOCK	29	0	system bus v the "LOCK"	while LOCK prefix instr on. This si	ther system bus masters are not to gain control of the $\overline{K}$ is active (LOW). The $\overline{LOCK}$ signal is activated by ruction and remains active until the completion of the gnal is active LOW, and floats to 3-state off in "hold							
QS1, QS0	24, 25	0	QUEUE STATUS: provide status to allow external tracking of the internal 8088 instruction queue.  The queue status is valid during the CLK cycle after which the queue operation is performed.									
			QS1	QS0	Characteristics							
			0(LOW) 0 1(HIGH)	0 1 0 1	No Operation First Byte of Opcode from Queue Empty the Queue Subsequent Byte from Queue							
	34	0			the maximum mode.							





**Figure 3. Memory Organization** 

#### **FUNCTIONAL DESCRIPTION**

# **Memory Organization**

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is organized as a linear array of up to 1 million bytes, addressed as 00000(H) to FFFFF(H). The memory is logically divided into code, data, extra data, and stack segments of up to 64K bytes each, with each segment falling on 16-byte boundaries (See Figure 3).

All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to the rules of the following table. All information in one segment type share the same logical attributes (e.g. code or data). By structuring memory into relocatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster, and more structured.

Word (16-bit) operands can be located on even or odd address boundaries. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location. The BIU will automatically execute two fetch or write cycles for 16-bit operands.


Memory Segment Reference Used Register Used		Segment Selection Rule					
Instructions	CODE (CS)	Automatic with all instruction prefetch.					
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base register except data references.					
Local Data	DATA (DS)	Data references when: relative to stack, destination of string operation, or explicity overridden.					
External (Global) Data	EXTRA (ES)	Destination of string operations: Explicitly selected using a segment override.					



Certain locations in memory are reserved for specific CPU operations (See Figure 4). Locations from addresses FFFFOH through FFFFFH are reserved for operations including a jump to the initial system initialization routine. Following RESET, the CPU will always begin execution at location FFFFOH where the jump must be located. Locations 00000H through 003FFH are reserved for interrupt operations. Fourbyte pointers consisting of a 16-bit segment address and a 16-bit offset address direct program flow to one of the 256 possible interrupt service routines. The pointer elements are assumed to have been stored at their respective places in reserved memory prior to the occurrence of interrupts.

#### **Minimum and Maximum Modes**

The requirements for supporting minimum and maximum 8088 systems are sufficiently different that they cannot be done efficiently with 40 uniquely defined pins. Consequently, the 8088 is equipped with a strap pin (MN/MX) which defines the system con-



**Figure 4. Reserved Memory Locations** 

figuration. The definition of a certain subset of the pins changes, dependent on the condition of the strap pin. When the MN/ $\overline{\text{MX}}$  pin is strapped to GND, the 8088 defines pins 24 through 31 and 34 in maximum mode. When the MN/ $\overline{\text{MX}}$  pin is strapped to V<sub>CC</sub>, the 8088 generates bus control signals itself on pins 24 through 31 and 34.

The minimum mode 8088 can be used with either a multiplexed or demultiplexed bus. The multiplexed bus configuration is compatible with the MCS-85 multiplexed bus peripherals. This configuration (See Figure 5) provides the user with a minimum chip count system. This architecture provides the 8088 processing power in a highly integrated form.

The demultiplexed mode requires one latch (for 64K addressability) or two latches (for a full megabyte of addressing). A third latch can be used for buffering if the address bus loading requires it. A transceiver can also be used if data bus buffering is required (See Figure 6). The 8088 provides  $\overline{\rm DEN}$  and  ${\rm DT/R}$  to control the transceiver, and ALE to latch the addresses. This configuration of the minimum mode provides the standard demultiplexed bus structure with heavy bus buffering and relaxed bus timing requirements.

The maximum mode employs the 8288 bus controller (See Figure 7). The 8288 decodes status lines \$\overline{80}\$, \$\overline{81}\$, and \$\overline{82}\$, and provides the system with all bus control signals. Moving the bus control to the 8288 provides better source and sink current capability to the control lines, and frees the 8088 pins for extended large system features. Hardware lock, queue status, and two request/grant interfaces are provided by the 8088 in maximum mode. These features allow co-processors in local bus and remote bus configurations.

STACK (95)	
	External (Global) Dáta




Figure 5. Multiplexed Bus Configuration






Figure 6. Demultiplexed Bus Configuration




Figure 7. Fully Buffered System Using Bus Controller



# **Bus Operation**

The 8088 address/data bus is broken into three parts—the lower eight address/data bits (AD0-AD7), the middle eight address bits (A8-A15), and the upper four address bits (A16-A19). The address/data bits and the highest four address bits are time multiplexed. This technique provides the most efficient use of pins on the processor, permitting the use of a standard 40 lead package. The middle eight address bits are not multiplexed, i.e. they remain val-

id throughout each bus cycle. In addition, the bus can be demultiplexed at the processor with a single address latch if a standard, non-multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as T1, T2, T3, and T4 (See Figure 8). The address is emitted from the processor during T1 and data transfer occurs on the bus during T3 and T4. T2 is used primarily for chang-




Figure 8. Basic System Timing



ing the direction of the bus during read operations. In the event that a "NOT READY" indication is given by the addressed device, "wait" states (Tw) are inserted between T3 and T4. Each inserted "wait" state is of the same duration as a CLK cycle. Periods can occur between 8088 driven bus cycles. These are referred to as "idle" states (Ti), or inactive CLK cycles. The processor uses these cycles for internal housekeeping.

During T1 of any bus cycle, the ALE (address latch enable) signal is emitted (by either the processor or the 8288 bus controller, depending on the MN/MX strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.

Status bits  $\overline{S0}$ ,  $\overline{S1}$ , and  $\overline{S2}$  are used by the bus controller, in maximum mode, to identify the type of bus transaction according to the following table:

S2	S1	SO	Characteristics
0(LOW)	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1(HIGH)	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (No Bus Cycle)

Status bits S3 through S6 are multiplexed with high order address bits and are therefore valid during T2 through T4. S3 and S4 indicate which segment register was used for this bus cycle in forming the address according to the following table:

S <sub>4</sub>	S <sub>3</sub>	Characteristics					
0(LOW)	0	Alternate Data (Extra Segment)					
0	1	Stack					
1(HIGH)	0	Code or None					
1 /	1	Data					

S5 is a reflection of the PSW interrupt enable bit. S6 is always equal to 0.

#### I/O Addressing

In the 8088, I/O operations can address up to a maximum of 64K I/O registers. The I/O address appears in the same format as the memory address on bus lines A15–A0. The address lines A19–A16 are zero in I/O operations. The variable I/O instructions,

which use register DX as a pointer, have full address capability, while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space. I/O ports are addressed in the same manner as memory locations.

Designers familiar with the 8085 or upgrading an 8085 design should note that the 8085 addresses I/O with an 8-bit address on both halves of the 16-bit address bus. The 8088 uses a full 16-bit address on its lower 16 address lines.

#### **EXTERNAL INTERFACE**

#### **Processor Reset and Initialization**

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The 8088 RESET is required to be HIGH for greater than four clock cycles. The 8088 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 7 clock cycles. After this interval the 8088 operates normally, beginning with the instruction in absolute locations FFFF0H (See Figure 4). The RESET input is internally synchronized to the processor clock. At initialization, the HIGH to LOW transition of RESET must occur no sooner than 50  $\mu s$  after power up, to allow complete initialization of the 8088.

NMI asserted prior to the 2nd clock after the end of RESET will not be honored. If NMI is asserted after that point and during the internal reset sequence, the processor may execute one instruction before responding to the interrupt. A hold request active immediately after RESET will be honored before the first instruction fetch.

All 3-state outputs float to 3-state OFF during RESET. Status is active in the idle state for the first clock after RESET becomes active and then floats to 3-state OFF. ALE and HLDA are driven low.

# **Interrupt Operations**

Interrupt operations fall into two classes: software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the instruction set description in the iAPX 88 book or the iAPX 86,88 User's Manual. Hardware interrupts can be classified as nonmaskable or maskable.



Interrupts result in a transfer of control to a new program location. A 256 element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (See Figure 4), which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type." An interrupting device supplies an 8-bit type number, during the interrupt acknowledge sequence, which is used to vector through the appropriate element to the new interrupt service program location.

# Non-Maskable Interrupt (NMI)

The processor provides a single non-maskable interrupt (NMI) pin which has higher priority than the maskable interrupt request (INTR) pin. A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW to HIGH transition. The activation of this pin causes a type 2 interrupt.

NMI is required to have a duration in the HIGH state of greater than two clock cycles, but is not required to be synchronized to the clock. Any higher going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves (2 bytes in the case of word moves) of a block type instruction. Worst case response to NMI would be for multiply, divide, and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during, or after the servicing of NMI. Another highgoing edge triggers another response if it occurs after the start of the NMI procedure. The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

# Maskable Interrupt (INTR)

The 8088 provides a single interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable (IF) flag bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK. To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block type instruction. During interrupt response sequence, further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt, or single step), although the FLAGS register which is automatically pushed onto the stack reflects the state of the processor prior to the interrupt. Until the old FLAGS register is restored, the

enable bit will be zero unless specifically set by an instruction.

During the response sequence (See Figure 9), the processor executes two successive (back to back) interrupt acknowledge cycles. The 8088 emits the LOCK signal (maximum mode only) from T2 of the first bus cycle until T2 of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle, a byte is fetched from the external interrupt system (e.g., 8259A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table. An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. The interrupt return instruction includes a flags pop which returns the status of the original interrupt enable bit when it restores the flags.

#### HALT

When a software HALT instruction is executed, the processor indicates that it is entering the HALT state in one of two ways, depending upon which mode is strapped. In minimum mode, the processor issues ALE, delayed by one clock cycle, to allow the system to latch the halt status. Halt status is available on IO/ $\overline{\rm M}$ , DT/ $\overline{\rm R}$ , and  $\overline{\rm SSO}$ . In maximum mode, the processor issues appropriate HALT status on  $\overline{\rm S2}$ ,  $\overline{\rm S1}$ , and  $\overline{\rm S0}$ , and the 8288 bus controller issues one ALE. The 8088 will not leave the HALT state when a local bus hold is entered while in HALT. In this case, the processor reissues the HALT indicator at the end of the local bus hold. An interrupt request or RESET will force the 8088 out of the HALT state.

# Read/Modify/Write (Semaphore) Operations via LOCK

The LOCK status information is provided by the processor when consecutive bus cycles are required during the execution of an instruction. This allows the processor to perform read/modify/write operations on memory (via the "exchange register with memory" instruction), without another system bus master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish "test and set lock" operations. The  $\overline{\text{LOCK}}$  signal is activated (LOW) in the clock cycle following decoding of the LOCK prefix instruction. It is deactivated at the end of the last bus cycle of the instruction following the LOCK prefix. While  $\overline{\text{LOCK}}$  is active, a request on a  $\overline{\text{RQ}}/\overline{\text{GT}}$  pin will be recorded, and then honored at the end of the LOCK.






Figure 9. Interrupt Acknowledge Sequence

# **External Synchronization via TEST**

As an alternative to interrupts, the 8088 provides a single software-testable input pin (TEST). This input is utilized by executing a WAIT instruction. The single WAIT instruction is repeatedly executed until the TEST input goes active (LOW). The execution of WAIT does not consume bus cycles once the queue is full.

If a local bus request occurs during WAIT execution, the 8088 3-states all output drivers. If interrupts are enabled, the 8088 will recognize interrupts and process them. The WAIT instruction is then refetched, and reexecuted.

# **Basic System Timing**

In minimum mode, the MN/ $\overline{\text{MX}}$  pin is strapped to V<sub>CC</sub> and the processor emits bus control signals compatible with the 8085 bus structure. In maximum mode, the MN/ $\overline{\text{MX}}$  pin is strapped to GND and the processor emits coded status information which the 8288 bus controller uses to generate MULTIBUS compatible bus control signals.

# System Timing—Minimum System

(See Figure 8)

The read cycle begins in T1 with the assertion of the address latch enable (ALE) signal. The trailing (low

going) edge of this signal is used to latch the address information, which is valid on the address/ data bus (AD0-AD7) at this time, into the 8282/8283 latch. Address lines A8 through A15 do not need to be latched because they remain valid throughout the bus cycle. From T1 to T4 the IO/M signal indicates a memory or I/O operation. At T2 the address is removed from the address/data bus and the bus goes to a high impedance state. The read control signal is also asserted at T2. The read (RD) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later, valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again 3-state its bus drivers. If a transceiver is required to buffer the 8088 local bus, signals DT/R and DEN are provided by the 8088.

A write cycle also begins with the assertion of ALE and the emission of the address. The  $IO/\overline{M}$  signal is again asserted to indicate a memory or I/O write operation. In T2, immediately following the address emission, the processor emits the data to be written into the addressed location. This data remains valid until at least the middle of T4. During T2, T3, and Tw, the processor asserts the write control signal. The write  $(\overline{WR})$  signal becomes active at the beginning of T2, as opposed to the read, which is delayed somewhat into T2 to provide time for the bus to float.



The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge (INTA) signal is asserted in place of the read (RD) signal and the address bus is floated. (See Figure 9) In the second of two successive INTA cycles, a byte of information is read from the data bus, as supplied by the interrupt system logic (i.e. 8259A priority interrupt controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into the interrupt vector lookup table, as described earlier.

# Bus Timing—Medium Complexity Systems

(See Figure 10)

For medium complexity systems, the MN/MX pin is connected to GND and the 8288 bus controller is added to the system, as well as a latch for latching the system address, and a transceiver to allow for bus loading greater than the 8088 is capable of handling. Signals ALE, DEN, and DT/R are generated by the 8288 instead of the processor in this configuration, although their timing remains relatively the same. The 8088 status outputs (S2, S1, and S0) provide type of cycle information and become 8288 inputs. This bus cycle information specifies read (code, data, or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 8288 thus issues control signals specifying memory read or write, I/O read or write, or interrupt acknowledge. The 8288 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence, data is not valid at the leading edge of write. The transceiver receives the usual T and OE inputs from the 8288's DT/R and DEN outputs.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can derive from an 8259A located on either the local bus or the system bus. If the master 8289A priority interrupt controller is positioned on the local bus, a TTL gate is required to disable the transceiver when reading from the master 8259A during the interrupt acknowledge sequence and software "poll".

### The 8088 Compared to the 8086

The 8088 CPU is an 8-bit processor designed around the 8086 internal structure. Most internal functions of the 8088 are identical to the equivalent 8086 functions. The 8088 handles the external bus

the same way the 8086 does with the distinction of handling only 8 bits at a time. Sixteen-bit operands are fetched or written in two consecutive bus cycles. Both processors will appear identical to the software engineer, with the exception of execution time. The internal register structure is identical and all instructions have the same end result. The differences between the 8088 and 8086 are outlined below. The engineer who is unfamiliar with the 8086 is referred to the iAPX 86, 88 User's Manual, Chapters 2 and 4, for function description and instruction set information. Internally, there are three differences between the 8088 and the 8086. All changes are related to the 8-bit bus interface.

- The queue length is 4 bytes in the 8088, whereas
  the 8086 queue contains 6 bytes, or three words.
  The queue was shortened to prevent overuse of
  the bus by the BIU when prefetching instructions.
  This was required because of the additional time
  necessary to fetch instructions 8 bits at a time.
- To further optimize the queue, the prefetching algorithm was changed. The 8088 BIU will fetch a new instruction to load into the queue each time there is a 1 byte hole (space available) in the queue. The 8086 waits until a 2-byte space is available.
- The internal execution time of the instruction set is affected by the 8-bit interface. All 16-bit fetches and writes from/to memory take an additional four clock cycles. The CPU is also limited by the speed of instruction fetches. This latter problem only occurs when a series of simple operations occur. When the more sophisticated instructions of the 8088 are being used, the queue has time to fill and the execution proceeds as fast as the execution unit will allow.

The 8088 and 8086 are completely software compatible by virtue of their identical execution units. Software that is system dependent may not be completely transferable, but software that is not system dependent will operate equally as well on an 8088 and an 8086.

The hardware interface of the 8088 contains the major differences between the two CPUs. The pin assignments are nearly identical, however, with the following functional changes:

- A8-A15—These pins are only address outputs on the 8088. These address lines are latched internally and remain valid throughout a bus cycle in a manner similar to the 8085 upper address lines
- BHE has no meaning on the 8088 and has been eliminated.



- SSO provides the SO status information in the minimum mode. This output occurs on pin 34 in minimum mode only. DT/R, IO/M, and SSO provide the complete bus status in minimum mode.
- IO/M
  has been inverted to be compatible with the MCS-85 bus structure.
- ALE is delayed by one clock cycle in the minimum mode when entering HALT, to allow the status to be latched with ALE.




Figure 10. Medium Complexity System Timing



### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias ...0°C to  $+70^{\circ}$ C Case Temperature (Plastic) ...0°C to  $+95^{\circ}$ C Case Temperature (CERDIP) ...0°C to  $+75^{\circ}$ C Storage Temperature ...-65°C to  $+150^{\circ}$ C Voltage on Any Pin with Respect to Ground ...-1.0 to +7V Power Dissipation ...2.5 Watt

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### D.C. CHARACTERISTICS

( $T_A = 0$ °C to 70°C,  $T_{CASE}$  (Plastic) = 0°C to 95°C,  $T_{CASE}$  (CERDIP) = 0°C to 75°C,  $T_A = 0$ °C to 55°C and  $T_{CASE} = 0$ °C to 75°C for P8088-2 only  $T_A$  is guaranteed as long as  $T_{CASE}$  is not exceeded)

( $V_{CC} = 5V \pm 10\%$  for 8088,  $V_{CC} = 5V \pm 5\%$  for 8088-2 and Extended Temperature EXPRESS)

Symbol	Parameter	Min	Max	Units	Test Condi	tions	
VIL	Input Low Voltage	-0.5	+0.8	V	(Note 1)	TOVOL	
VIH	Input High Voltage	2.0	V <sub>CC</sub> + 0.5	V	(Notes 1, 2)		
V <sub>OL</sub>	Output Low Voltage		0.45	V	$I_{OL} = 2.0  \text{mA}$	TRITYOL	
V <sub>OH</sub>	Output High Voltage	2.4		V	$I_{OH} = -400  \mu A$	1	
loc	8088		340	mA	$T_A = 25^{\circ}C$	201122	
	Power Supply Current: 8088-2 P8088		350 250	om:Te	INSA YGABR		
ILI	Input Leakage Current		±10	μΑ	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> (Not		
ILO	Output and I/O Leakage Current		±10	μΑ	$0.45V \le V_{OUT} \le V_{CC}$		
V <sub>CL</sub>	Clock Input Low Voltage	-0.5	+0.6	V	READY Inset	IOJYHT	
V <sub>CH</sub>	Clock Input High Voltage	3.9	V <sub>CC</sub> + 1.0	V	(6 stol4)		
CIN	Capacitance If Input Buffer		15	pF	fc = 1 MHz	HOVHT	
	(All Input Except AD <sub>0</sub> -AD <sub>7</sub> , RQ/GT)		of smit o	us 2 725	INTR, NML T	HOWEN.	
CIO	Capacitance of I/O Buffer AD <sub>0</sub> -AD <sub>7</sub> , RQ/GT)	08	15	pF	fc = 1 MHz	HLE	

#### NOTES:

- 1. V<sub>IL</sub> tested with MN/MX Pin = 0V V<sub>IH</sub> tested with MN/MX Pin = 5V
- $\overline{MN/MX}$  Pin is a strap Pin 2. Not applicable to  $\overline{RQ/GT0}$  and  $\overline{RQ/GT1}$  Pins (Pins 30 and 31)
- 3. HOLD and HLDA ILI Min = 30  $\mu$ A, Max = 500  $\mu$ A



# A.C. CHARACTERISTICS

 $(T_A=0^{\circ}\text{C to }70^{\circ}\text{C},\,T_{CASE}\,(\text{Plastic})=0^{\circ}\text{C to }95^{\circ}\text{C},\,T_{CASE}\,(\text{CERDIP})=0^{\circ}\text{C to }75^{\circ}\text{C},\,T_A=0^{\circ}\text{C to }55^{\circ}\text{C and }T_{CASE}=0^{\circ}\text{C to }80^{\circ}\text{C for P8088-2 only}$   $T_A$  is guaranteed as long as  $T_{CASE}$  is not exceeded)

(V<sub>CC</sub> = 5V  $\pm$ 10% for 8088, V<sub>CC</sub> = 5V  $\pm$ 5% for 8088-2 and Extended Temperature EXPRESS)

#### MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS

Symbol		80	88	80	88-2	Unite	Test Conditions	
	Parameter	Min	Max	Min	Max	Units		
TCLCL	CLK Cycle Period	200	500	125	500	ns	STOARAK	LO.
TCLCH	CLK Low Time	118	T,Dist	68	in folia	ns	7 ,0 00 61 3 1	
TCHCL	CLK High Time	69	theba	44	El anas	ns	na O'Es or O' I sa besinasi	n al
TCH1CH2	CLK Rise Time	bas Sa	10	旅さま 1	10	ns	From 1.0V to	3.5V
TCL2CL2	CLK Fall Time		10		10	ns	From 3.5V to	1.0V
TDVCL	Data in Setup Time	30	0-1	20		ns	od hughl	
TCLDX	Data in Hold Time	10	0.5	10		ns	ill mars	
TR1VCL	RDY Setup Time into 8284 (Notes 1, 2)	35		35	96	ns	подо	
TCLR1X	RDY Hold Time into 8284 (Notes 1, 2)	0		0	08 '	ns		pol
TRYHCH	READY Setup Time into 8088	118		68	199	ns	10102	
TCHRYX	READY Hold Time into 8088	30		20	agsalat	ns	a risquiO	ou!
TRYLCL	READY Inactive to CLK	-8	0.0-	-8	egallo	ns	ni abolo	NO.
	(Note 3)	DOV I	9.8		opailo)	riplik jug	Glock In	HOY
THVCH	HOLD Setup Time	35		20	offed for	ns	Capacit	CIN
TINVCH	INTR, NMI, TEST Setup Time (Note 2)	30		15	0	ns	Jani IIA) IA-cak	
TILIH	Input Rise Time (Except CLK)		20		20	ns	From 0.8V to	2.0V
TIHIL	Input Fall Time (Except CLK)	-	12		12	ns	From 2.0V to	0.8V



# A.C. CHARACTERISTICS (Continued)

# TIMING RESPONSES

	EVICE ADER	8088		8088-2		N TOUT	Test
Symbol	Parameter	Min	Max	Min	Max	Units	Conditions
TCLAV	Address Valid Delay	10	110	10	60	ns	AC Tracker france are
TCLAX	Address Hold Time	10		10	in ere m	ns	ter a logic 10". The logic and
TCLAZ	Address Float Delay	TCLAX	80	TCLAX	50	ns	
TLHLL	ALE Width	TCLCH-20		TCLCH-10		ns	
TCLLH	ALE Active Delay		80		50	ns	AVEFORMS
TCHLL	ALE Inactive Delay		85		55	ns	
TLLAX	Address Hold Time to ALE Inactive	TCHCL-10		TCHCL-10	1920	ns	IMM-DHMT 3U
TCLDV	Data Valid Delay	10	110	10	60	ns	
TCHDX	Data Hold Time	10		10		ns	MANUAL PROPERTY.
TWHDX	Data Hold Time after WR	TCLCH-30	Source	TCLCH-30	erakan	ns	1
TCVCTV	Control Active Delay 1	10	110	10	70	ns	
TCHCTV	Control Active Delay 2	10	110	10	60	ns	
TCVCTX	Control Inactive Delay	10	110	10	70	ns	
TAZRL	Address Float to READ Active	0		0	-UAJST	ns	ana.
TCLRL	RD Active Delay	10	165	10	100	ns	
TCLRH	RD Inactive Delay	10	150	10	80	ns	
TRHAV	RD Inactive to Next Address Active	TCLCL-45		TCLCL-40		ns	
TCLHAV	HLDA Valid Delay	10	160	10	100	ns	134
TRLRH	RD Width	2TCLCL-75	100	2TCLCL-50		ns	
TWLWH	WR Width	2TCLCL-60		2TCLCL-40		ns	
TAVAL	Address Valid to ALE Low	TCLCH-60		TCLCH-40		ns	3609) TGA36
TOLOH	Output Rise Time		20		20	ns	From 0.8V to 2.0V
TOHOL	Output Fall Time	NON VIET	12		12	ns	From 2.0V to 0.8V

- NOTES:


  1. Signal at 8284A shown for reference only. See 8284A data sheet for the most recent specifications.

  2. Set up requirement for asynchronous signal only to guarantee recognition at next CLK.


  3. Applies only to T2 state (8 ns into T3 state).




#### A.C. TESTING INPUT, OUTPUT WAVEFORM



#### A.C. TESTING LOAD CIRCUIT




#### **WAVEFORMS**





#### BUS TIMING—MINIMUM MODE SYSTEM (Continued)



#### NOTES:

- All signals switch between V<sub>OH</sub> and V<sub>OL</sub> unless otherwise specified.
   RDY is sampled near the end of T<sub>2</sub>, T<sub>3</sub>, T<sub>w</sub> to determine if T<sub>w</sub> machines states are to be inserted.
- 3. Two INTA cycles run back-to-back. The 8088 local ADDR/DATA bus is floating during both INTA cycles. Control signals are shown for the second INTA cycle.
- 4. Signals at 8284 are shown for reference only.
- 5. All timing measurements are made at 1.5V unless otherwise noted.



# A.C. CHARACTERISTICS

# MAX MODE SYSTEM (USING 8288 BUS CONTROLLER)

#### TIMING REQUIREMENTS

-		80	88	808	38-2	Maida	Test	
Symbol	Parameter	Min	Max	Min	Max	Units	Conditions	
TCLCL	CLK Cycle Period	200	500	125	500	ns		
TCLCH	CLK Low Time	118	salar grade	68		ns		
TCHCL	CLK High Time	69		44		ns		
TCH1CH2	CLK Rise Time		10		10	ns	From 1.0V to 3.5V	
TCL2CL1	CLK Fall Time		10	4	10	ns	From 3.5V to 1.0V	
TDVCL	Data in Setup Time	30		20		ns		
TCLDX	Data in Hold Time	10	140	10		ns		
TR1VCL	RDY Setup Time into 8284 (Notes 1, 2)	35		35		ns		
TCLR1X	RDY Hold Time into 8284 (Notes 1, 2)	0		0		ns	31070 2781	
TRYHCH	READY Setup Time into 8088	118	T. C.	68		ns	E + 227 On Gent = 100 (516)	
TCHRYX	READY Hold Time into 8088	30		20		ns		
TRYLCL	READY Inactive to CLK (Note 4)	-8		-8		ns		
TINVCH	Setup Time for Recognition (INTR, NMI, TEST) (Note 2)	30		15		ns	TANK BELWINGS	
TGVCH	RQ/GT Setup Time	30	SAURE TO SERVICE STATE	15		ns	HOV TYPE HWATE FORD BY ADMINISTRATION IN THE	
TCHGX	RQ Hold Time into 8088	40		30		ns		
TILIH	Input Rise Time (Except CLK)	1	20		20	ns	From 0.8V to 2.0V	
TIHIL	Input Fall Time (Except CLK)	elipedi	12	sasinu	12	ns	From 2.0V to 0.8V	



# A.C. CHARACTERISTICS (Continued)


#### **TIMING RESPONSES**

	device	8088		8088-2		09 TEST	Test	
Symbol	Parameter	Min	Max Mi		Max	Units	Conditions	
TCLML	Command Active Delay (Note 1)	10	35	10	35	ns	en ese shares residue? 7. a	
TCLMH	Command Inactive Delay (Note 1)	10	35	10	35	ns	for a topic "0". Timing mean logic "1" and logic "0"	
TRYHSH	READY Active to Status Passive (Note 3)		110		65	ns		
TCHSV	Status Active Delay	10	110	10	60	ns	- OMBANISHAN	
TCLSH	Status Inactive Delay	10	130	10	70	ns	ACT STREET ST. IVA S. S. S.	
TCLAV	Address Valid Delay	10	110	10	60	ns	STREET, PROPERTY DES	
TCLAX	Address Hold Time	10		10		ns		
TCLAZ	Address Float Delay	TCLAX	80	TCLAX	50	ns		
TSVLH	Status Valid to ALE High (Note 1)		15	N V	15	ns		
TSVMCH	Status Valid to MCE High (Note 1)		15		15	ns		
TCLLH	CLK Low to ALE Valid (Note 1)	+ + ^	15	93401	15	ns		
TCLMCH	CLK Low to MCE (Note 1)	Mark Sale	15		15	ns	中部	
TCHLL	ALE Inactive Delay (Note 1)		15		15	ns		
TCLMCL	MCE Inactive Delay (Note 1)		15		15	ns		
TCLDV	Data Valid Delay	10	110	10	60	ns		
TCHDX	Data Hold Time	10	and the late	10		ns		
TCVNV	Control Active Delay (Note 1)	5	45	5	45	ns	C <sub>L</sub> = 20-100 pF for All 8088 Outputs in Addition to	
TCVNX	Control Inactive Delay (Note 1)	10	45	10	45	ns	Internal Loads	
TAZRL	Address Float to Read Active	0		0		ns		
TCLRL	RD Active Delay	10	165	10	100	ns		
TCLRH	RD Inactive Delay	10	150	10	80	ns	OASO .	
TRHAV	RD Inactive to Next Address Active	TCLCL-45		TCLCL-40		ns		
TCHDTL	Direction Control Active Delay (Note 1)	9_17	50	Phase Page	50	ns	SIOVO BARA	
TCHDTH	Direction Control Inactive Delay (Note 1)	, All	30		30	ns		
TCLGL	GT Active Delay		85		50	ns		
TCLGH	GT Inactive Delay		85		50	ns		
TRLRH	RD Width	2TCLCL-75	4-6	2TCLCL-50		ns		
TOLOH	Output Rise Time		20		20	ns	From 0.8V to 2.0V	
TOHOL	Output Fall Time	-to-order out	12		12	ns	From 2.0V to 0.8V	


- Signal at 8284 or 8288 shown for reference only.
   Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
   Applies only to T3 and wait states.
   Applies only to T2 state (8 ns into T3 state).



#### A.C. TESTING INPUT, OUTPUT WAVEFORM




#### A.C. TESTING LOAD CIRCUIT




## **WAVEFORMS** (Continued)

#### **BUS TIMING—MAXIMUM MODE SYSTEM**





#### **BUS TIMING—MAXIMUM MODE SYSTEM (USING 8288)**




1. All signals switch between  $V_{\mbox{\scriptsize OH}}$  and  $V_{\mbox{\scriptsize OL}}$  unless otherwise specified.


- 2. RDY is sampled near the end of  $T_2$ ,  $T_3$ ,  $T_w$  to determine if  $T_w$  machines states are to be inserted. 3. Cascade address is valid between first and second INTA cycles.
- 4. Two INTA cycles run back-to-back. The 8088 local ADDR/DATA bus is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.
- 5. Signals at 8284 or 8288 are shown for reference only.
- 6. The issuance of the 8288 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high 8288 CEN.
- 7. All timing measurements are made at 1.5V unless otherwise noted.
- 8. Status inactive in state just prior to T4.




#### **ASYNCHRONOUS SIGNAL RECOGNITION**




# BUS LOCK SIGNAL TIMING (MAXIMUM MODE ONLY)



#### REQUEST/GRANT SEQUENCE TIMING (MAXIMUM MODE ONLY)



#### HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM MODE ONLY)





#### 8086/8088 Instruction Set Summary

Mnemonic and Description	Instruction Code								
DATA TRANSFER MOV = Move:	76543210	76543210	76543210	76543210					
Register/Memory to/from Register [	100010dw	mod reg r/m							
Immediate to Register/Memory	1100011w	mod 0 0 0 r/m	data	data if w = 1					
Immediate to Register	1 0 1 1 w reg	data	data if w = 1	distantion and attribuge					
Memory to Accumulator	1010000w	addr-low	addr-high	-vise 3 inflorible A = 30					
Accumulator to Memory	1010001w	addr-low	addr-high	manufacture supmetati de					
Register/Memory to Segment Register	10001110	mod 0 reg r/m	- Oncir	vosedlate to Hediater/Med					
Segment Register to Register/Memory	10001100	mod 0 reg r/m							
PUSH = Push:				timens-stord - O					
Register/Memory	11111111	mod 1 1 0 r/m							
Register	01010reg	1 psi00010							
Segment Register	000 reg 110								
POP = Pop:									
Register/Memory	10001111	mod 0 0 0 r/m							
Register	01011reg	11100 0 0 0 17111							
10 was till steb									
Segment Register	000 reg 111								
XCHG = Exchange:									
Register/Memory with Register	1000011w	mod reg r/m							
Register with Accumulator	10010 reg								
IN = Input from:									
Fixed Port	1110010w	port							
Variable Port	1110110w								
OUT = Output to:				TOTAL					
Fixed Port	1110011w	port							
Variable Port	1110111w								
XLAT = Translate Byte to AL	11010111								
LEA = Load EA to Register	10001101	mod reg r/m							
LDS = Load Pointer to DS	11000101	mod reg r/m							
LES = Load Pointer to ES	11000100	mod reg r/m							
LAHF = Load AH with Flags	10011111								
SAHF = Store AH into Flags	10011110								
PUSHF = Push Flags	10011100								
POPF = Pop Flags	10011101								



Mnemonic and Description	Instruction Code							
ARITHMETIC ADD = Add:	76543210	76543210	76543210	76543210				
Reg./Memory with Register to Either	000000dw	mod reg r/m	- tekniget					
Immediate to Register/Memory	100000sw	mod 0 0 0 r/m	data	data if s:w = 01				
Immediate to Accumulator	0000010w	data	data if w = 1	isstage 8 of authorid				
ADC = Add with Carry:	pro tibos	wagnaint		satisfemous Acquirelates				
Reg./Memory with Register to Either	000100dw	mod reg r/m						
mmediate to Register/Memory	100000sw	mod 0.1 0 r/m	data	data if s:w = 01				
mmediate to Accumulator	0001010w	data	data if w = 1	data ii s.w = 01				
	0001010W	data	data ii w - i					
NC = Increment:								
Register/Memory	1111111W	mod 0 0 0 r/m						
Register	0 1 0 0 0 reg	goodrana						
AAA = ASCII Adjust for Add	00110111	0) £ gar 0 0 3						
BAA = Decimal Adjust for Add	00100111							
SUB = Subtract:	The second second	T. FIFTGORY						
Reg./Memory and Register to Either	001010dw	mod reg r/m						
mmediate from Register/Memory	100000sw	mod 1 0 1 r/m	data	data if s:w = 01				
mmediate from Accumulator	0010110w	data	data if w = 1					
SSB = Subtract with Borrow								
Reg./Memory and Register to Either	000110dw	mod reg r/m						
mmediate from Register/Memory	100000sw	mod 0 1 1 r/m	data	data if s:w = 01				
mmediate from Accumulator	000111w	data	data if w = 1	prioritaryon				
DEC = Decrement:	Tool Tool	11100100111		nec Port				
Register/memory	1111111w	mod 0 0 1 r/m						
Register	01001 reg							
NEG = Change sign	1111011w	mod 0 1 1 r/m						
CMP = Compare:		Maria de la compania						
Register/Memory and Register	001110dw	mod reg r/m						
mmediate with Register/Memory	100000sw	mod 1 1 1 r/m	data	data if s:w = 01				
mmediate with Accumulator	0011110w	data	data if w = 1	Til structured topo 1 = 20				
AAS = ASCII Adjust for Subtract	00111111	1 00+0001		ES in Load Points as ES				
DAS = Decimal Adjust for Subtract	00101111	TIBERROR						
AUL = Multiply (Unsigned)	1111011w	mod 1 0 0 r/m						
MUL = Integer Multiply (Signed)	1111011w	mod 1 0 1 r/m						
AAM = ASCII Adjust for Multiply	11010100	00001010						
DIV = Divide (Unsigned)	1111011w	mod 1 1 0 r/m						
DIV = Integer Divide (Signed)	1111011w	mod 1 1 1 r/m						
AAD = ASCII Adjust for Divide	11010101	00001010						
CBW = Convert Byte to Word	10011000							
CWD = Convert Word to Double Word	10011001							



Mnemonic and Description	Instruction Code									
LOGIC	76543210	76543210	76543210	76543210						
NOT = Invert	1111011w	mod 0 1 0 r/m								
SHL/SAL = Shift Logical/Arithmetic Left	110100vw	mod 1 0 0 r/m								
SHR = Shift Logical Right	110100vw	mod 1 0 1 r/m								
SAR = Shift Arithmetic Right	110100vw	mod 1 1 1 r/m								
ROL = Rotate Left	110100vw	mod 0 0 0 r/m								
ROR = Rotate Right	110100vw	mod 0 0 1 r/m								
RCL = Rotate Through Carry Flag Left	110100vw	mod 0 1 0 r/m								
RCR = Rotate Through Carry Right	110100vw	mod 0 1 1 r/m								
AND = And:		11880811								
Reg./Memory and Register to Either	001000dw	mod reg r/m								
Immediate to Register/Memory	1000000w	mod 1 0 0 r/m	data	data if w = 1						
Immediate to Accumulator	0010010w	data	data if w = 1	data ii w = 1						
TEST = And Function to Flags. No Result:	0010010₩	data	data ii w — i	Starping qual - SIA						
Register/Memory and Register	1000010w	mod reg r/m								
			Alternation	CONTRACTOR OF THE ACT						
Immediate Data and Register/Memory	1111011w	mod 0 0 0 r/m	data	data if w = 1						
Immediate Data and Accumulator	1010100w	data	data if w = 1	J Bureline						
OR = Or:	400	ortortie								
Reg./Memory and Register to Either	000010dw	mod reg r/m	Parity Even/	Wine and amount # 941/4						
Immediate to Register/Memory	1000000w	mod 0 0 1 r/m	data	data if w = 1						
Immediate to Accumulator	0000110w	data	data if w = 1	my 2 m umut = 8						
XOR = Exclusive or:										
Reg./Memory and Register to Either	001100dw	mod reg r/m								
Immediate to Register/Memory	1000000w	mod 1 1 0 r/m	data	data if w = 1						
Immediate to Accumulator	0011010w	data	data if w = 1	netanti :						
STRING MANIPULATION										
REP = Repeat	1111001z	1 regerro								
MOVS = Move Byte/Word	1010010w	Lerrarring								
CMPS = Compare Byte/Word	1010011W	10001110								
SCAS = Scan Byte/Word	1010011W	Treatmin								
		011000113								
LODS = Load Byte/Wd to AL/AX	1010110w	10000111								
STOS = Stor Byte/Wd from AL/A	1010101w	90000277								
CONTROL TRANSFER										
CALL = Call:	-									
Direct Within Segment	11101000	disp-low	disp-high							
Indirect Within Segment	11111111	mod 0 1 0 r/m		you Specified						
Direct Intersegment	10011010	offset-low	offset-high	Sany						
		seg-low	seg-high	hanG no loundful in DTN						
Indirect Intersegment	11111111	mod 0 1 1 r/m								



Mnemonic and Description	olfavatent.	Instruc	tion Code	ra denomorphi selephoan© a
JMP = Unconditional Jump:	76543210	76543210	76543210	
Direct Within Segment	11101001	disp-low	disp-high	Sewel - TON
Direct Within Segment-Short	11101011	disp	TID COMMENS	A decipal mass - Unitables
Indirect Within Segment		mod 1 0 0 r/m		
Direct Intersegment	11101010	offset-low	offset-high	a susanius e mae
		seg-low	seg-high	
Indirect Intersegment	11111111	mod 1 0 1 r/m	Heal pall y	ngen engen – nede can change Transport Can
RET = Return from CALL:				
Within Segment	11000011			
Within Seg Adding Immed to SP	11000010	data-low	data-high	3604 = 060
Intersegment	11001011	1 1600001706		
Intersegment Adding Immediate to SP	11001010	data-low	data-high	minediabe to register, Ma
JE/JZ = Jump on Equal/Zero	01110100	disp		
JL/JNGE = Jump on Less/Not Greater or Equal	01111100	disp		
JLE/JNG = Jump on Less or Equal/ Not Greater	01111110	disp	on Mediciny	
JB/JNAE = Jump on Below/Not Above	01110010	disp	totals	
or Equal  JBE/JNA = Jump on Below or Equal/ Not Above	01110110	disp		
JP/JPE = Jump on Parity/Parity Even	01111010	disp	100 and 100 an	
JO = Jump on Overflow	01110000	disp		
JS = Jump on Sign	01111000	disp		
JNE/JNZ = Jump on Not Equal/Not Zero	01110101	disp		
JNL/JGE = Jump on Not Less/Greater or Equal	01111101	disp	norma o	
JNLE/JG = Jump on Not Less or Equal/ Greater	01111111	disp		
JNB/JAE = Jump on Not Below/Above or Equal	01110011	disp		
JNBE/JA = Jump on Not Below or	01110111	disp		
Equal/Above  JNP/JPO = Jump on Not Par/Par Odd	01111011	disp		
JNO = Jump on Not Overflow	01110001	disp		
JNS = Jump on Not Sign	01111001	disp		
LOOP = Loop CX Times	11100010	disp		
LOOPZ/LOOPE = Loop While Zero/Equal	11100001	disp		
LOOPNZ/LOOPNE = Loop While Not	11100000	disp	Allah	
Zero/Equal  JCXZ = Jump on CX Zero	11100011	disp		
INT = Interrupt	T WEST	l secretar		
Type Specified	11001101	type		
Type 3	11001100	Todatage		
INTO = Interrupt on Overflow	11001110			
IRET = Interrupt Return	11001111	frencher		



Mnemonic and Description		Instruction Code						
PROCESSOR CONTROL	76543210	76543210 Hamiltonia John Jailtonia (1888)						
CLC = Clear Carry	11111000							
CMC = Complement Carry	11110101							
STC = Set Carry	11111001							
CLD = Clear Direction	11111100							
STD = Set Direction	11111101							
CLI = Clear Interrupt	11111010							
STI = Set Interrupt	11111011							
HLT = Halt	11110100							
WAIT = Wait	10011011	he lotal 8087 Math CoPropagacias on extractor to the						
ESC = Escape (to External Device)	11011xxx	mod x x x r/m						
LOCK = Bus Lock Prefix	11110000							

#### NOTES:

AL = 8-bit accumulator

AX = 16-bit accumulator

CX = Count register

DS = Data segment

ES = Extra segment

Above/below refers to unsigned value

Greater = more positive:

Less = less positive (more negative) signed values

if d = 1 then "to" reg; if d = 0 then "from" reg

if w = 1 then word instruction; if w = 0 then byte instruction

if mod = 11 then r/m is treated as a REG field

if mod = 00 then DISP = 0\*, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16 bits, disp-high is absent

if mod = 10 then DISP = disp-high; disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP

if r/m = 010 then EA = (BP) + (SI) + DISP

if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 100 then EA = (SI) + DISP

if r/m = 101 then EA = (DI) + DISP

if r/m = 110 then EA = (BP) + DISP\* if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

\*except if mod = 00 and r/m = then EA = disp-high: disp-low.

if s:w = 01 then 16 bits of immediate data form the oper-

if s:w = 11 then an immediate data byte is sign extended to form the 16-bit operand

if v = 0 then "count" = 1; if v = 1 then "count" in (CL) register

x = don't care

z is used for string primitives for comparison with ZF FLAG SEGMENT OVERRIDE PREFIX

001 reg 110

REG is assigned according to the following table:

16-Bit (w = 1)	-Bit $(w = 1)$ 8-Bit $(w = 0)$			
000 AX		00 ES		
001 CX	001 CL	01 CS		
010 DX	010 DL	10 SS		
011 BX	011 BL	11 DS		
100 SP	100 AH			
101 BP	101 CH			
110 SI	110 DH			
111 DI	111 BH			

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

X:X:X:X:(OF):(DF):(IF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

Mnemonics © Intel, 1978

#### **DATA SHEET REVISION REVIEW**

The following list represents key differences between this and the -005 data sheet. Please review this summary carefully.

1. The Intel 8088 implementation technology (HMOS) has been changed to (HMOS-II).

## 8087 MATH COPROCESSOR

- Adds Arithmetic, Trigonometric, **Exponential, and Logarithmic** Instructions to the Standard 8086/8088 and 80186/80188 Instruction Set for All **Data Types**
- CPU/8087 Supports 7 Data Types: 16-. 32-, 64-Bit Integers, 32-, 64-, 80-Bit Floating Point, and 18-Digit BCD **Operands**
- Compatible with IEEE Floating Point Standard 754
- m Available in 5 MHz (8087), 8 MHz (8087-2) and 10 MHz (8087-1): 8 MHz 80186/ 80188 System Operation Supported with the 8087-1
- Adds 8 x 80-Bit Individually Addressable Register Stack to the 8086/8088 and 80186/80188 **Architecture**
- 7 Built-In Exception Handling Functions
- **MULTIBUS System Compatible** Interface

The Intel 8087 Math CoProcessor is an extension to the Intel 8086/8088 microprocessor architecture. When combined with the 8086/8088 microprocessor, the 8087 dramatically increases the processing speed of computer applications which utilize mathematical operations such as CAM, numeric controllers, CAD or graph-

The 8087 Math CoProcessor adds 68 mnemonics to the 8086 microprocessor instruction set. Specific 8087 math operations include logarithmic, arithmetic, exponential, and trigonometric functions. The 8087 supports integer, floating point and BCD data formats, and fully conforms to the ANSI/IEEE floating point standard.

The 8087 is fabricated with HMOS III technology and packaged in a 40-pin cerdip package.




Figure 1. 8087 Block Diagram




Figure 2, 8087 Pin Configuration



### Table 1. 8087 Pin Description

Symbol	Туре	Name and Function
AD15-AD0	1/0	<b>ADDRESS DATA:</b> These lines constitute the time multiplexed memory address $(T_1)$ and data $(T_2, T_3, T_W, T_4)$ bus. A0 is analogous to the $\overline{BHE}$ for the lower byte of the data bus, pins D7–D0. It is LOW during $T_1$ when a byte is to be transferred on the lower portion of the bus in memory operations. Eight-bit oriented devices tied to the lower half of the bus would normally use A0 to condition chip select functions. These lines are active HIGH. They are input/output lines for 8087-driven bus cycles and are inputs which the 8087 monitors when the CPU is in control of the bus. A15–A8 do not require an address latch in an 8088/8087 or 80188/8087. The 8087 will supply an address for the $T_1$ – $T_4$ period.
A19/S6, A18/S5, A17/S4, A16/S3	1/0	<b>ADDRESS MEMORY:</b> During T $_1$ these are the four most significant address lines for memory operations. During memory operations, status information is available on these lines during T $_2$ , T $_3$ , T $_4$ , and T $_4$ . For 8087-controlled bus cycles, S6, S4, and S3 are reserved and currently one (HIGH), while S5 is always LOW. These lines are inputs which the 8087 monitors when the CPU is in control of the bus.
BHE/S7	1/0	<b>BUS HIGH ENABLE:</b> During $T_1$ the bus high enable signed ( $\overline{BHE}$ ) should be used to enable data onto the most significant half of the data bus, pins D15–D8. Eight-bit-oriented devices tied to the upper half of the bus would normally use $\overline{BHE}$ to condition chip select functions. $\overline{BHE}$ is LOW during $T_1$ for read and write cycles when a byte is to be transferred on the high portion of the bus. The S7 status information is available during $T_2$ , $T_3$ , $T_W$ , and $T_4$ . The signal is active LOW. S7 is an input which the 8087 monitors during the CPU-controlled bus cycles.
S2, S1, S0	1/0	STATUS: For 8087-driven, these status lines are encoded as follows:  \$\overline{S2}\$ \$\overline{S1}\$ \$\overline{S0}\$ \$  0 (LOW) X X Unused  1 (HIGH) 0 0 Unused  1 0 1 Read Memory  1 0 Write Memory
		Status is driven active during $T_4$ , remains valid during $T_1$ and $T_2$ , and is returned to the passive state (1, 1, 1) during $T_3$ or during $T_W$ when READY is HIGH. This status is used by the 8288 Bus Controller (or the 82188 Integrated Bus Controller with an 80186/80188 CPU) to generate all memory access control signals. Any change in $\overline{S2}$ , $\overline{S1}$ , or $\overline{S0}$ during $T_4$ is used to indicate the beginning of a bus cycle, and the return to the passive state in $T_3$ or $T_W$ is used to indicate the end of a bus cycle. These signals are monitored by the 8087 when the CPU is in control of the bus.
RQ/GTO	I/O STOOM OF THE PROPERTY OF T	REQUEST/GRANT: This request/grant pin is used by the 8087 to gain control of the local bus from the CPU for operand transfers or on behalf of another bus master. It must be connected to one of the two processor request/grant pins. The request/grant sequence on this pin is as follows:  1. A pulse one clock wide is passed to the CPU to indicate a local bus request by either the 8087 or the master connected to the 8087 \overline{RQ}/\overline{GT}1 pin.  2. The 8087 waits for the grant pulse and when it is received will either initiate bus transfer activity in the clock cycle following the grant or pass the grant out on the \overline{RQ}/\overline{GT}1 pin in this clock if the initial request was for another bus master.  3. The 8087 will generate a release pulse to the CPU one clock cycle after the completion of the last 8087 bus cycle or on receipt of the release pulse from the bus master on \overline{RQ}/\overline{GT}1.  For 80186/80188 systems the same sequence applies except \overline{RQ}/\overline{GT} signals are converted to appropriate HOLD, HLDA signals by the 82188 Integrated Bus Controller. This is to conform with 80186/80188's HOLD, HLDA bus exchange protocol. Refer to the 82188 data sheet for further information.



Table 1. 8087 Pin Description (Continued)

Symbol	Туре	Name and Function
RO/GT1  step on the control of the c	I/O	REQUEST/GRANT: This request/grant pin is used by another local bus master to force the 8087 to request the local bus. If the 8087 is not in control of the bus when the request is made the request/grant sequence is passed through the 8087 on the RQ/GT0 pin one cycle later. Subsequent grant and release pulses are also passed through the 8087 with a two and one clock delay, respectively, for resynchronization. RQ/GT1 has an internal pullup resistor, and so may be left unconnected. If the 8087 has control of the bus the request/grant sequence is as follows:  1. A pulse 1 CLK wide from another local bus master indicates a local bus request to the 8087 (pulse 1).  2. During the 8087's next T <sub>4</sub> or T <sub>1</sub> a pulse 1 CLK wide from the 8087 to the requesting master (pulse 2) indicates that the 8087 has allowed the local bus to float and that it will enter the "RQ/GT acknowledge" state at the next CLK. The 8087's control unit is disconnected logically from the local bus during "RQ/GT acknowledge."  3. A pulse 1 CLK wide from the requesting master indicates to the 8087 (pulse 3) that the "RQ/GT" request is about to end and that the 8087 can reclaim the local bus at
	puld de D8. Eigl BHE to s when, to it av hich the	the next CLK. Each master-master exchange of the local bus is a sequence of 3 pulses. There must be one dead CLK cycle after each bus exchange. Pulses are active LOW. For 80186/80188 system, the RQ/GT1 line may be connected to the 82188 Integrated Bus Controller. In this case, a third processor with a HOLD, HLDA bus exchange system may acquire the bus from the 8087. For this configuration, RQ/GT1 will only be used if the 8087 is the bus master. Refer to 82188 data sheet for further information.
QS1, QS0		QS1, QS0: QS1 and QS0 provide the 8087 with status to allow tracking of the CPU instruction queue.  QS1 QS0 0 (LOW) 0 No Operation 0 1 First Byte of Op Code from Queue 1 (HIGH) 0 Empty the Queue 1 Subsequent Byte from Queue
INT  orl or bor  been at au  tost of	O MATERIAL INTERNATION	INTERRUPT: This line is used to indicate that an unmasked exception has occurred during numeric instruction execution when 8087 interrupts are enabled. This signal is typically routed to an 8259A for 8086/8088 systems and to INTO for 80186/80188 systems. INT is active HIGH.
BUSY SHEET	0	BUSY: This signal indicates that the 8087 NEU is executing a numeric instruction. It is connected to the CPU's TEST pin to provide synchronization. In the case of an unmasked exception BUSY remains active until the exception is cleared. BUSY is active HIGH.
READY	inc   nic sm aud ipe ren'i	<b>READY:</b> READY is the acknowledgement from the addressed memory device that it will complete the data transfer. The RDY signal from memory is synchronized by the 8284A Clock Generator to form READY for 8086 systems. For 80186/80188 systems, RDY is synchronized by the 82188 Integrated Bus Controller to form READY. This signal is active HIGH.
RESET	perioni se perioni se	RESET: RESET causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. RESET is internally synchronized.
CLK	in fine	<b>CLOCK:</b> The clock provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.
Vcc		POWER: V <sub>CC</sub> is the +5V power supply pin.
GND	angle Ti	GROUND: GND are the ground pins.

NOTE:
For the pin descriptions of the 8086, 8088, 80186 and 80188 CPUs, reference the respective data sheets (8086, 8088, 80186, 80188).



#### **APPLICATION AREAS**

The 8087 provides functions meant specifically for high performance numeric processing requirements. Trigonometric, logarithmic, and exponential functions are built into the coprocessor hardware. These functions are essential in scientific, engineering, navigational, or military applications.

The 8087 also has capabilities meant for business or commercial computing. An 8087 can process Binary Coded Decimal (BCD) numbers up to 18 digits without roundoff errors. It can also perform arithmetic on integers as large as 64 bits  $\pm\,10^{18}$ ).

# PROGRAMMING LANGUAGE SUPPORT

Programs for the 8087 can be written in Intel's highlevel languages for 8086/8088 and 80186/80188 Systems; ASM-86 (the 8086, 8088 assembly language), PL/M-86, FORTRAN-86, and PASCAL-86.

#### RELATED INFORMATION

For 8086, 8088, 80186 or 80188 details, refer to the respective data sheets. For 80186 or 80188 systems, also refer to the 82188 Integrated Bus Controller data sheet.

#### **FUNCTIONAL DESCRIPTION**

The 8087 Math CoProcessor's architecture is designed for high performance numeric computing in conjunction with general purpose processing.

The 8087 is a numeric processor extension that provides arithmetic and logical instruction support for a variety of numeric data types. It also executes numerous built-in transcendental functions (e.g., tangent and log functions). The 8087 executes instructions as a coprocessor to a maximum mode CPU. It effectively extends the register and instruction set of the system and adds several new data types as well. Figure 3 presents the registers of the CPU+8087. Table 2 shows the range of data types supported by the 8087. The 8087 is treated as an extension to the CPU, providing register, data types, control, and instruction capabilities at the hardware level. At the programmer's level the CPU and the 8087 are viewed as a single unified processor.

### System Configuration

As a coprocessor to an 8086 or 8088, the 8087 is wired in parallel with the CPU as shown in Figure 4. Figure 5 shows the 80186/80188 system configuration. The CPU's status (S0-S2) and queue status lines (QS0-QS1) enable the 8087 to monitor and decode instructions in synchronization with the CPU and without any CPU overhead. For 80186/80188 systems, the queue status signals of the 80186/ 80188 are synchronized to 8087 requirements by the 8288 Integrated Bus Controller. Once started, the 8087 can process in parallel with, and independent of, the host CPU. For resynchronization, the 8087's BUSY signal informs the CPU that the 8087 is executing an instruction and the CPU WAIT instruction tests this signal to insure that the 8087 is ready to execute subsequent instructions. The 8087 can interrupt the CPU when it detects an error or exception. The 8087's interrupt request line is typically routed to the CPU through an 8259A Programmable Interrupt Controller for 8086, 8088 systems and INTO for 80186/80188.




Figure 3. CPU + 8087 Architecture



The 8087 uses one of the request/grant lines of the 8086/8088 architecture (typically RQ/GT0) to obtain control of the local bus for data transfers. The other request/grant line is available for general system use (for instance by an I/O processor in LOCAL mode). A bus master can also be connected to the 8087's RQ/GT1 line. In this configuration the 8087 will pass the request/grant handshake signals between the CPU and the attached master when the 8087 is not in control of the bus and will relinquish the bus to the master directly when the 8087 is in control. In this way two additional masters can be configured in an 8086/8088 system; one will share the 8086/8088 bus with the 8087 on a first-come first-served basis, and the second will be guaranteed to be higher in priority than the 8087.

For 80186/80188 systems,  $\overline{RQ}/\overline{GT}0$  and  $\overline{RQ}/\overline{GT}1$  are connected to the corresponding inputs of the 82188 Integrated Bus Controller. Because the 80186/80188 has a HOLD, HLDA bus exchange protocol, an interface is needed which will translate  $\overline{RQ}/\overline{GT}$  signals to corresponding HOLD, HLDA signals and vice versa. One of the functions of the 82188 IBC is to provide this translation.  $\overline{RQ}/\overline{GT}0$  is translated to HOLD, HLDA signals which are then directly connected to the 80186/80188. The  $\overline{RQ}/\overline{GT}1$  line is also translated into HOLD, HLDA signals (referred to as SYSHOLD, SYSHLDA signals) by the 82188 IBC. This allows a third processor (using a HOLD, HLDA bus exchange protocol) to gain control of the bus.

Unlike an 8086/8087 system,  $\overline{RQ}/\overline{GT}$  is only used when the 8087 has bus control. If the third processor requests the bus when the current bus master is the 80186/80188, the 82188 IBC will directly pass the request onto the 80186/80188 without going through the 8087. The third processor has the highest bus priority in the system. If the 8087 requests the bus while the third processor has bus control, the grant pulse will not be issued until the third processor releases the bus (using SYSHOLD). In this configuration, the third processor has the highest priority, the 8087 has the next highest, and the 80186/80188 has the lowest bus priority.

#### **Bus Operation**

The 8087 bus structure, operation and timing are identical to all other processors in the 8086/8088 series (maximum mode configuration). The address is time multiplexed with the data on the first 16/8 lines of the address/data bus. A16 through A19 are time multiplexed with four status lines S3–S6. S3, S4 and S6 are always one (HIGH) for 8087-driven bus cycles while S5 is always zero (LOW). When the 8087 is monitoring CPU bus cycles (passive mode) S6 is also monitored by the 8087 to differentiate 8086/8088 activity from that of a local I/O processor or any other local bus master. (The 8086/8088 must be the only processor on the local bus to drive S6 LOW). S7 is multiplexed with and has the same value as BHE for all 8087 bus cycles.

#### Table 2, 8087 Data Types

Data Range	Danne	Precision	Most Significant Byte																
	Hange	Precision	7	0 7	0	7	0 7	0	7	0	7	0	7	0 7	7	0 7	0	7	0
Word Integer	104	16 Bits	1 <sub>15</sub>	ini e	10	Two	's C	ompl	eme	nt									
Short Integer	109	32 Bits	I <sub>31</sub>		10.02			10	Tw	o's (	Con	nple	eme	nt					
Long Integer	1018	64 Bits	163	eis	YEAR DEAD				N.			W.				10 Cc	mpl	Two	o's ent
Packed BCD	1018	18 Digits	s—	D <sub>1</sub>	7D <sub>16</sub>	11.349	915	HER	1.14	IF				-	AND .	Male		D <sub>1</sub>	$\neg$
Short Real	10±38	24 Bits	SE <sub>7</sub>		E <sub>0</sub> F	1		F <sub>23</sub>	Fo	Impl	licit								
Long Real	10±308	53 Bits	S E <sub>10</sub>	)	E <sub>0</sub>	F <sub>1</sub>			111	I					F	<sub>52</sub> F <sub>0</sub>	Imp	licit	
Temporary Real	10±4932	64 Bits	S E <sub>14</sub>		E	E <sub>0</sub> F <sub>0</sub>	)											F	63

Integer: I

Packed BCD: (-1)<sup>S</sup>(D<sub>17</sub>...D<sub>0</sub>) Real: (-1)<sup>S</sup>(2<sup>E-Bias</sup>)(F<sub>0</sub>•F<sub>1</sub>...)

bias = 127 for Short Real

1023 for Long Real

16383 for Temp Real



The first three status lines,  $\overline{SO}-\overline{S2}$ , are used with an 8288 bus controller or 82188 Integrated Bus Controller to determine the type of bus cycle being run:

S2	S1	S0	BEALTH MANAGEMENT
0	X	X	Unused
1	0	0	Unused
1	0	1	Memory Data Read
1	1	0	Memory Data Write
1	1	1	Passive (no bus cycle)

#### **Programming Interface**

The 8087 includes the standard 8086, 8088 instruction set for general data manipulation and program control. It also includes 68 numeric instructions for extended precision integer, floating point, trigonometric, logarithmic, and exponential functions. Sample execution times for several 8087 functions are shown in Table 3. Overall performance is up to 100 times that of an 8086 processor for numeric instructions.

Any instruction executed by the 8087 is the combined result of the CPU and 8087 activity. The CPU and the 8087 have specialized functions and registers providing fast concurrent operation. The CPU controls overall program execution while the 8087 uses the coprocessor interface to recognize and perform numeric operations.

Table 2 lists the seven data types the 8087 supports and presents the format for each type. Internally, the 8087 holds all numbers in the temporary real format. Load and store instructions automatically convert operands represented in memory as 16-, 32-, or 64-bit integers, 32- or 64-bit floating point numbers or 18-digit packed BCD numbers into temporary real format and vice versa. The 8087 also provides the capability to control round off, underflow, and overflow errors in each calculation.

Computations in the 8087 use the processor's register stack. These eight 80-bit registers provide the equivalent capacity of 20 32-bit registers. The 8087 register set can be accessed as a stack, with instructions operating on the top one or two stack elements, or as a fixed register set, with instructions operating on explicitly designated registers.

Table 5 lists the 8087's instructions by class. All appear as ESCAPE instructions to the host. Assembly language programs are written in ASM-86, the 8086, 8088 assembly language.

Table 3. Execution Times for Selected 8086/8087 Numeric Instructions and Corresponding 8086 Emulation

Floating Point	Approximate Execution Time (μs)						
Instruction	8086/8087 (8 MHz Clock)	8086 Emulation					
Add/Subtract Multiply (Single	10.6	1000					
Precision)	11.9	1000					
Multiply (Extended							
Precision)	16.9	1312					
Divide	24.4	2000					
Compare	-5.6	812					
Load (Double Precision)	-6.3	1062					
Store (Double Precision)	13.1	750					
Square Root	22.5	12250					
Tangent	56.3	8125					
Exponentiation	62.5	10687					

#### NUMERIC PROCESSOR EXTENSION ARCHITECTURE

As shown in Figure 1, the 8087 is internally divided into two processing elements, the control unit (CU) and the numeric execution unit (NEU). The NEU executes all numeric instructions, while the CU receives and decodes instructions, reads and writes memory operands and executes 8087 control instructions. The two elements are able to operate independently of one another, allowing the CU to maintain synchronization with the CPU while the NEU is busy processing a numeric instruction.

#### **Control Unit**

The CU keeps the 8087 operating in synchronization with its host CPU. 8087 instructions are intermixed with CPU instructions in a single instruction stream. The CPU fetches all instructions from memory; by monitoring the status (\$\overline{SO}\$-\$\overline{S2}\$, \$\overline{S2}\$) emitted by the CPU, the control unit determines when an instruction is being fetched. The CPU monitors the data bus in parallel with the CPU to obtain instructions that pertain to the 8087.






Figure 4. 8086/8087, 8088/8087 System Configuration




Figure 5. 80186/8087, 80188/8087 System Configuration



The CU maintains an instruction queue that is identical to the queue in the host CPU. The CU automatically determines if the CPU is an 8086/80186 or an 8088/80188 immediately after reset (by monitoring the BHE/S7 line) and matches its queue length accordingly. By monitoring the CPU's queue status lines (QS0, QS1), the CU obtains and decodes instructions from the queue in synchronization with the CPU.

A numeric instruction appears as an ESCAPE instruction to the CPU. Both the CPU and 8087 decode and execute the ESCAPE instruction together. The 8087 only recognizes the numeric instructions shown in Table 5. The start of a numeric operation is accomplished when the CPU executes the ESCAPE instruction. The instruction may or may not identify a memory operand.

The CPU does, however, distinguish between ESC instructions that reference memory and those that do not. If the instruction refers to a memory operand, the CPU calculates the operand's address using any one of its available addressing modes, and then performs a "dummy read" of the word at that location. (Any location within the 1M byte address space is allowed.) This is a normal read cycle except that the CPU ignores the data it receives. If the ESC instruction does not contain a memory reference (e.g. an 8087 stack operation), the CPU simply proceeds to the next instruction.

An 8087 instruction can have one of three memory reference options: (1) not reference memory; (2) load an operand word from memory into the 8087; or (3) store an operand word from the 8087 into memory. If no memory reference is required, the 8087 simply executes its instruction. If a memory reference is required, the CU uses a "dummy read" cycle initiated by the CPU to capture and save the address that the CPU places on the bus. If the instruction is a load, the CU additionally captures the data word when it becomes available on the local data bus. If data required is longer than one word, the CU immediately obtains the bus from the CPU using the request/grant protocol and reads the rest of the information in consecutive bus cycles. In a store operation, the CU captures and saves the store address as in a load, and ignores the data word that follows in the "dummy read" cycle. When the 8087 is ready to perform the store, the CU obtains the bus from the CPU and writes the operand starting at the specified address.

#### **Numeric Execution Unit**

The NEU executes all instructions that involve the register stack; these include arithmetic, logical, transcendental, constant and data transfer instructions. The data path in the NEU is 84 bits wide (68 fractions bits, 15 exponent bits and a sign bit) which allows internal operand transfers to be performed at very high speeds.

When the NEU begins executing an instruction, it activates the 8087 BUSY signal. This signal can be used in conjunction with the CPU WAIT instruction to resynchronize both processors when the NEU has completed its current instruction.

#### **Register Set**

The CPU+8087 register set is shown in Figure 3. Each of the eight data registers in the 8087's register stack is 80 bits and is divided into "fields" corresponding to the 8087's temporary real data type.

At a given point in time the TOP field in the control word identifies the current top-of-stack register. A "push" operation decrements TOP by 1 and loads a value into the new top register. A "pop" operation stores the value from the current top register and then increments TOP by 1. Like CPU stacks in memory, the 8087 register stack grows "down" toward lower-addressed registers.

Instructions may address the data registers either implicitly or explicitly. Many instructions operate on the register at the top of the stack. These instructions implicitly address the register pointed to by the TOP. Other instructions allow the programmer to explicitly specify the register which is to be used. Explicit register addressing is "top-relative."

#### **Status Word**

The status word shown in Figure 6 reflects the overall state of the 8087; it may be stored in memory and then inspected by CPU code. The status word is a 16-bit register divided into fields as shown in Figure 6. The busy bit (bit 15) indicates whether the NEU is either executing an instruction or has an interrupt request pending (B=1), or is idle (B=0). Several instructions which store and manipulate the status word are executed exclusively by the CU, and these do not set the busy bit themselves.






Figure 6. 8087 Status Word

The four numeric condition code bits  $(C_0-C_3)$  are similar to flags in a CPU: various instructions update these bits to reflect the outcome of the 8087 operations. The effect of these instructions on the condition code bits is summarized in Table 4.

Bits 14-12 of the status word point to the 8087 register that is the current top-of-stack (TOP) as described above.

Bit 7 is the interrupt request bit. This bit is set if any unmasked exception bit is set and cleared otherwise.

Bits 5-0 are set to indicate that the NEU has detected an exception while executing an instruction.

#### **Tag Word**

The tag word marks the content of each register as shown in Figure 7. The principal function of the tag word is to optimize the 8087's performance. The tag word can be used, however, to interpret the contents of 8087 registers.

#### **Instruction and Data Pointers**

The instruction and data pointers (see Figure 8) are provided for user-written error handlers. Whenever the 8087 executes a math instruction, the CU saves the instruction address, the operand address (if present) and the instruction opcode. 8087 instructions can store this data into memory.




Figure 7. 8087 Tag Word



**Table 4a. Condition Code Interpretation** 

Instruction Type	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	Interpretation
Compare, Test	0	0	X	0	ST > Source or 0 (FTST)
	0	0	X	1	ST < Source or 0 (FTST)
9097 will shirply contin	out Midsel	0	X	0	ST = Source or 0 (FTST)
spather the nost clear	to etailore	ger radius	X	0-1-88	ST is not comparable
Remainder	Q <sub>1</sub>	0	Q <sub>0</sub>	Q <sub>2</sub>	Complete reduction with three low bits of quotient (See Table 4b)
processing to continue	U	lease 1, one	U	U	Incomplete Reduction
Examine	0	0	0	0	Valid, positive unnormalized
	0	0	0	1	Invalid, positive, exponent = 0
nek overflow, stack un	0	0	1	0	Valid, negative, unnormalized
16 (0/0, 40 - 40), atc	0	0	1	1	Invalid, negative, exponent = 0
DUE (MAM) as an open	0	10 9711 91	0	0	Valid, positive, normalized
u ma ana peviasara	0	1	0	stoe to rol	Infinity, positive
uniona distinguis ana	0	1	1	0	Valid, negative, normalized
that RDA 7's elecated on	0	1	1	eroctic s	Infinity, negative
AF balles MAM silisage	a almena	0	0	0	Zero, positive
MAY pritiake ybacils	dispatore o	0	0	olo spille	Empty
	Just no	0	1	0	Zero, negative
	1	0	1	1	Empty
	1	1	0	0	Invalid, positive, exponent = 0
	1	1	0	1	Empty
	1	1	1	0	Invalid, negative, exponent = 0 Empty

#### NOTES:

- 1. ST = Top of stack
- 2. X = value is not affected by instruction
- 3. U = value is undefined following instruction
- 4. Q<sub>n</sub> = Quotient bit n

# Table 4b. Condition Code Interpretation after FPREM Instruction As a Function of Divided Value

Dividend Range	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>		
Dividend < 2 * Modulus Dividend < 4 * Modulus Dividend ≥ 4 * Modulus	C <sub>3</sub> <sup>1</sup> C <sub>3</sub> <sup>1</sup> Q <sub>2</sub>	C <sub>1</sub> <sup>1</sup> Q <sub>1</sub> Q <sub>1</sub>	Q <sub>0</sub> Q <sub>0</sub> Q <sub>0</sub>		

#### NOTE:

1. Previous value of indicated bit, not affected by FPREM instruction execution.




Figure 8. 8087 Instruction and Data Pointer Image in Memory



#### **Control Word**

The 8087 provides several processing options which are selected by loading a word from memory into the control word. Figure 9 shows the format and encoding of the fields in the control word.

The low order byte of this control word configures 8087 interrupts and exception masking. Bits 5-0 of the control word contain individual masks for each of the six exceptions that the 8087 recognizes and bit 7 contains a general mask bit for all 8087 interrupts. The high order byte of the control word configures the 8087 operating mode including precision, rounding, and infinity controls. The precision control bits (bits 9-8) can be used to set the 8087 internal operating precision at less than the default of temporary real precision. This can be useful in providing compatibility with earlier generation arithmetic processors of smaller precision than the 8087. The rounding control bits (bits 11-10) provide for directed rounding and true chop as well as the unbiased round to nearest mode specified in the proposed IEEE standard. Control over closure of the number space at infinity is also provided (either affine closure, ±∞, or projective closure, ∞, is treated as unsigned, may be specified).

#### **Exception Handling**

The 8087 detects six different exception conditions that can occur during instruction execution. Any or all exceptions will cause an interrupt if unmasked and interrupts are enabled.

If interrupts are disabled the 8087 will simply continue execution regardless of whether the host clears the exception. If a specific exception class is masked and that exception occurs, however, the 8087 will post the exception in the status register and perform an on-chip default exception handling procedure, thereby allowing processing to continue. The exceptions that the 8087 detects are the following:

1. INVALID OPERATION: Stack overflow, stack underflow, indeterminate form (0/0, ∞ - ∞, etc.) or the use of a Non-Number (NAN) as an operand. An exponent value is reserved and any bit pattern with this value in the exponent field is termed a Non-Number and causes this exception. If this exception is masked, the 8087's default response is to generate a specific NAN called INDEFINITE, or to propagate already existing NANs as the calculation result.




Figure 9. 8087 Control Word



- OVERFLOW: The result is too large in magnitude to fit the specified format. The 8087 will generate an encoding for infinity if this exception is masked.
- ZERO DIVISOR: The divisor is zero while the dividend is a non-infinite, non-zero number. Again, the 8087 will generate an encoding for infinity if this exception is masked.
- UNDERFLOW: The result is non-zero but too small in magnitude to fit in the specified format. If this exception is masked the 8087 will denormal-

## ize (shift right) the fraction until the exponent is in range. This process is called gradual underflow.

- DENORMALIZED OPERAND: At least one of the operands or the result is denormalized; it has the smallest exponent but a non-zero significand. Normal processing continues if this exception is masked off.
- INEXACT RESULT: If the true result is not exactly representable in the specified format, the result is rounded according to the rounding mode, and this flag is set. If this exception is masked, processing will simply continue.

## ABSOLUTE MAXIMUM RATINGS\*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin with	
Respect to Ground	1.0V to +7V
Power Dissipation	3.0 Watt

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### D.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$

Symbol	Parameter	Min	Max	Units	<b>Test Conditions</b>
VIL	Input Low Voltage	-0.5	0.8	V	000 VOC
VIH	Input High Voltage	2.0	V <sub>CC</sub> + 0.5	V	In a series of the series
VOL	Output Low Voltage (Note 8)		0.45	٧	I <sub>OL</sub> = 2.5 mA
VOH	Output High Voltage	2.4	-1-2-5	V	$I_{OH} = -400 \mu A$
lcc	Power Supply Current		475	mA	T <sub>A</sub> = 25°C
ILI	Input Leakage Current		±10	μΑ	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
ILO	Output Leakage Current		±10	μΑ	T <sub>A</sub> = 25°C
V <sub>CL</sub>	Clock Input Low Voltage	-0.5	0.6	V	
V <sub>CH</sub>	Clock Input High Voltage	3.9	V <sub>CC</sub> + 1.0	V	ne4 lestray
CIN	Capacitance of Inputs	TANK 1	10	pF	fc = 1 MHz
CIO OCI -	Capacitance of I/O Buffer (AD0-15, A <sub>16</sub> -A <sub>19</sub> , BHE, S2-S0, RQ/GT) and CLK	aver o	15	pF	fc = 1 MHz
Cout	Capacitance of Outputs BUSY INT		10	pF	fc = 1 MHz



# A.C. CHARACTERISTICS T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5V ±5%

#### TIMING REQUIREMENTS

Symbol	Parameter		87	808	37-2	808 (See N	A POST SHARE	Units	Test Conditions	
			Max	Min	Max	Min	Max	nasket	this exception is	
TCLCL	CLK Cycle Period	200	500	125	500	100	500	ns	. UNDERFLOW:	
TCLCH	CLK Low Time	118		68	annan Pohisi	53	S set	ns	this exception is	
TCHCL	CLK High Time	69		44		39		ns	THE REAL PROPERTY.	
TCH1CH2	CLK Rise Time		10		10	163801'Y'	15	ns	From 1.0V to 3.5V	
TCL2CL2	CLK Fall Time	omo	10		10		15	ns	From 3.5V to 1.0V	
TDVCL	Data In Setup Time	30	2]	20		15		ns	adendame Teneral	
TCLDX	Data In Hold Time	10	AN I	10		10		ns	nia va Ano eastio	
TRYHCH	READY Setup Time	118	81	68	+ of V	53		ns	Respect to Groun	
TCHRYX	READY Hold Time	30	tot	20	V 0.83	5		ns	ower Disapation.	
TRYLCL	READY Inactive to CLK (Note 6)	-8	80	-8		-10		ns		
TGVCH	RQ/GT Setup Time (Note 8)	30		15		15	A STATE OF	ns	PART A SPECIAL STATE OF THE SPECIAL SP	
TCHGX	RQ/GT Hold Time	40	- 90	30	Y Ca	20	E3147 1	ns	NAMES OF STREET	
TQVCL	QS0-1 Setup Time (Note 8)	30	THE REAL PROPERTY.	30		30		ns		
TCLQX	QS0-1 Hold Time	10	0.0	10		5	FREAK	ns	uqn ar	
TSACH	Status Active Setup Time	30	0.5	30		30	DE LA CONTRACTOR DE LA	ns		
TSNCL	Status Inactive Setup Time	30		30		30	Basille V	ns	25	
TILIH	Input Rise Time (Except CLK)		20	4	20		20	ns	From 0.8V to 2.0V	
TIHIL	Input Fall Time (Except CLK)		12		12	NAME OF STREET	15	ns	From 2.0V to 0.8V	

#### TIMING RESPONSES

Symbol	Parameter	80	087	80	87-2	The same of the same of	37-1 Note 7)	Units	Test Conditions	
	Mt = ol 34	Min	Max	Min	Max	Min	Max	eonst		
TCLML	Command Active Delay (Notes 1, 2)	10/0	35/70	10/0	35/70	10/0	35/70	ns	C <sub>L</sub> = 20-100 pF for all 8087 Outputs	
TCLMH	Command Inactive Delay (Notes 1, 2)	10/0	35/55	10/0	35/55	10/0	35/70	ns	(in addition to 8087 self-load)	
TRYHSH	Ready Active to Status Passive (Note 5)		110		65		45	ns	Yeus	
TCHSV	Status Active Delay	10	110	10	60	10	45	ns		
TCLSH	Status Inactive Delay	10	130	10	70	10	55	ns		
TCLAV	Address Valid Delay	10	110	10	60	10	55	ns		
TCLAX	Address Hold Time	10		10		10		ns		



### A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$ (Continued)


#### TIMING RESPONSES (Continued)

Symbol	Parameter	80	87	808	7-2	808 (See N		Units	Test Conditions
		Min	Max	Min	Max	Min	Max	ori en il morro	/ \
TCLAZ	Address Float Delay	TCLAX	80	TCLAX	50	TCLAX	45	ns	$C_L = 20-100  pF$
TSVLH	Status Valid to ALE High (Notes 1, 2)	D gill asbu	15/30		15/30	00000	15/30	ns	for all 8087 Outputs (in addition to 8087
TCLLH	CLK Low to ALE Valid (Notes 1, 2)		15/30		15/30		15/30	ns	self-load)
TCHLL	ALE Inactive Delay (Notes 1, 2)		15/30		15/30	asonsn	15/30	ns	MASTER MODE (N
TCLDV	Data Valid Delay	10	110	10	60	10	50	ns	
TCHDX	Status Hold Time	10		10		10	45	ns	
TCLDOX	Data Hold Time	10	1	10		10		ns	
TCVNV	Control Active Delay (Notes 1, 3)	5	45	5	45	5	45	ns	
TCVNX	Control Inactive Delay (Notes 1, 3)	10	45	10	45	10	45	ns	
TCHBV	BUSY and INT Valid Delay	10	150	10	85	10	65	ns	
TCHDTL	Direction Control Active Delay (Notes 1, 3)		50	ener S	50		50	ns	
TCHDTH	Direction Control Inactive Delay (Notes 1, 3)		30		30		30	ns	
TSVDTV	STATUS to DT/R Delay (Notes 1, 4)	0	30	0	30	0	30	ns	
TCLDTV	DT/R Active Delay (Notes 1, 4)	0	55	0	55	0	55	ns	
TCHDNV	DEN Active Delay (Notes 1, 4)	0	55	0	55	0	55	ns	
TCHDNX	DEN Inactive Delay (Notes 1, 4)	5	55	5	55	5	55	ns	
TCLGL	RQ/GT Active Delay (Note 8)	0	85	0	50	0	38	ns	C <sub>L</sub> = 40 pF (in addition to 8087
TCLGH	RQ/GT Inactive Delay	0	85	0	50	0	45	ns	self-load)
TOLOH	Output Rise Time		20		20	16	15	ns	From 0.8V to 2.0V
TOHOL	Output Fall Time	asset .	12	-01 00-201	12		12	ns	From 2.0V to 0.8V


- 1. Signal at 8284A, 8288, or 82188 shown for reference only.
- 2. 8288 timing/82188 timing.
- 3. 8288 timing.
- 4. 82188 timing.
- 5. Applies only to T<sub>3</sub> and wait states.
- Applies only to T<sub>2</sub> state (8 ns into T<sub>3</sub>).
   IMPORTANT SYSTEM CONSIDERATION: Some 8087-1 timing parameters are constrained relative to the corresponding 8086-1 specifications. Therefore, 8086-1 systems incorporating the 8087-1 should be designed with the 8087-1 specifica-
- 8. Changes since last revision.



#### A.C. TESTING INPUT, OUTPUT WAVEFORM




#### A.C. TESTING LOAD CIRCUIT



#### **WAVEFORMS**


#### **MASTER MODE (with 8288 references)**



- All signals switch between V<sub>OL</sub> and V<sub>OH</sub> unless otherwise specified.
   READY is sampled near the end of T<sub>2</sub>, T<sub>3</sub> and T<sub>W</sub> to determine if T<sub>W</sub> machine states are to be inserted.
- 3. The local bus floats only if the 8087 is returning control to the 8086/8088.
- 4. ALE rises at later of (TSVLH, TCLLH).
- 5. Status inactive in state just prior to T4.
- 6. Signals at 8284A or 8288 are shown for reference only.
  7. The issuance of 8288 command and control signals (MRDC, (MWTC, AMWC, and DEN) lags the active high 8288
- 8. All timing measurements are made at 1.5V unless otherwise noted.



#### **MASTER MODE (with 82188 references)**



All signals switch between V<sub>OL</sub> and V<sub>OH</sub> unless otherwise specified.
 READY is sampled near the end of T<sub>2</sub>, T<sub>3</sub> and T<sub>W</sub> to determine if T<sub>W</sub> machine states are to be inserted.

The local bus floats only if the 8087 is returning control to the 80186/80188.
 ALE rises at later of (TSVLH, TCLLH).

5. Status inactive in state just prior to T<sub>4</sub>.


6. Signals at 8284A or 82188 are shown for reference only.
7. The issuance of 8288 command and control signals (MRDC, (MWTC, AMWC, and DEN) lags the active high 8288

8. All timing measurements are made at 1.5V unless otherwise noted.


9. DT/R becomes valid at the later of (TSVDTV, TCLDTV).



#### PASSIVE MODE




#### **RESET TIMING**






#### REQUEST/GRANTO TIMING



#### REQUEST/GRANT<sub>1</sub> TIMING



#### **BUSY AND INTERRUPT TIMING**






Table 5. 8087 Extensions to the 86/186 Instructions Sets

	,									Optional 8,16 Bit	32 Bit	Clock Cour	64 Bit	16 Bit
Data Transfer	Aurora de la seria							Displacement	Real Integer		Real	Integer		
FLD = LOAD		MF	7						ora	pierry.	00	01	10	11
nteger/Real Memory to ST(0)	ESCAPE	MF	1	MOD	0	0	0	R/M	]	DISP	38-56 + EA	52-60 + EA	40-60 + EA	46-54 + EA
Long Integer Memory to ST(0)	ESCAPE	1 1	1	MOD	1	0	1	R/M	]	DISP		-68 + EA		
Temporary Real Memory to ST(0)	ESCAPE	0 1	1	MOD	1	0	1	R/M	]	DISP	53-	-65 + EA		
BCD Memory to ST(0)	ESCAPE	1 1	1	MOD	1	0	0	R/M		DISP	290	-310 + EA		
ST(i) to ST(0)	ESCAPE	0 0	1	1 1	0	0	0	ST(i)			17	-22		
FST = STORE						.08	ge	Ha	OT	FOLGTO, see				
ST(0) to Integer/Real Memory	ESCAPE	MF	1.	MOD	0	1	0	R/M		DISP	84-90 + EA	82-92 + EA	96-104 + EA	80-90 + EA
ST(0) to ST(i)	ESCAPE	1 0	1	1 1	0	1	0	ST(i)				-22	MRDY	
FSTP = STORE AND POP														
ST(0) to Integer/Real Memory	ESCAPE	MF	1	MOD	0	1	1	R/M		DISP	86-92 + EA	84-94 + EA	98-106 + EA	82-92 + EA
ST(0) to Long Integer Memory	ESCAPE	1 1	1	MOD	1	1	1	R/M		DISP	94-	-105 + EA		
ST(0) to Temporary Real Memory	ESCAPE	0 1	1	MOD	1	1	1	R/M		DISP	52	-58 + EA		
ST(0) to BCD Memory	ESCAPE	1 1	1	MOD	1	1	0	R/M		DISP	520	-540 + E/		
ST(0) to ST(i)	ESCAPE	1 0	1	1 1	0	1	1	ST(i)	]		17	-24		
FXCH = Exchange ST(i) and ST(0)	ESCAPE	0 0	1	1 1	0	0	1	ST(i)			10	-15		
Comparison														
FCOM = Compare	Man eng Bi	mon i	10000	11362		my	10/15	i wan	7					
nteger/Real Memory to ST(0)	ESCAPE	MF	0	MOD	0	1	0	R/M	J	DISP	60-70 + EA	78-91 + EA	65-75 + EA	72-86 + EA
ST(i) to ST (0)	ESCAPE	0 0	0	1 1	0	1	0	ST(i)			40	-50		
FCOMP = Compare and Pop														
nteger/Real Memory to ST(0)	ESCAPE	MF	0	MOD	0	1	1	R/M		DISP	63-73	80-93	67-77	74-88
ST(i) to ST(0)	ESCAPE	0 0	0	1 1	0	1	1	ST(i)			+ EA 45	+ EA -52	+ EA	+ EA
FCOMPP = Compare ST(1) to ST(0) and Pop Twice	ESCAPE	1 1	0	1 1	0	1	1	0 0	1		45	-55		
FTST = Test ST(0)	ESCAPE	0 0	1	1 1	1	0	0	1 0	0		38	-48		
FXAM = Examine ST(0)	ESCAPE	0 0	1	1 1	4	0	0	1 0	1		12	-23		



Table 5. 8087 Extensions to the 86/186 Instructions Sets (Continued)

Constants														Optional 8,16 Bit splacement	32 Bit Real	Clock Cou 32 Bit Integer	64 Bit Real	16 Bit Integer
	ſ	MF	I	0	0.1	q	-	1	F	T	L		0 3	E 398023	00	01	10	11
FLDZ = LOAD + 0.0 into ST(0)	ESCAPE	0	0	1	1	1,	1	0	1,	1	1	0		ESDAFE O	11	-17	osta =-1	MAN
FLD1 = LOAD + 1.0 into ST(0)	ESCAPE	0	0	1	1	1	1	0	1	0	0	0			15	i-21		
FLDPI = LOAD π into ST(0)	ESCAPE	0	0	1	1	1	1	0	1	0	1	1			16	5-22		
FLDL2T = LOAD log <sub>2</sub> 10 into ST(0)	ESCAPE	0	0	1	1	1	1	0	1	0	0	1			16	-22		
FLDL2E = LOAD log <sub>2</sub> e into ST(0)	ESCAPE	0	0	1	1	1	1	0	1	0	1	0			15	5-21		
FLDLG2 = LOAD log <sub>10</sub> 2 into ST(0)	ESCAPE	0	0	1	1	1	1	0	1	1	0	0			18	3-24		
FLDLN2 = LOAD log <sub>e</sub> 2 into ST(0)	ESCAPE	0	0		_	1		0	19.91	1		-			17	-23		
Arithmetic																		
FADD = Addition		1	· po		1		-	-		-			7-					
Integer/Real Memory with ST(0)	ESCAPE	М	F	0	M	IOD	0	0	0	R/I	И		]_	DISP	90-120 + EA	108-143 + EA	95-125 + EA	102-13 + EA
ST(i) and ST(0)	ESCAPE	d	P	0	1	1	0	0	0	ST	(i)				70-	100 (Note	1)	
FSUB = Subtraction																		
Integer/Real Memory with ST(0)	ESCAPE	М	F	0	M	IOD	1	0	R	R/	М		]_	DISP	90-120 + EA	108-143 + EA	95-125 + EA	102-13 + EA
ST(i) and ST(0)	ESCAPE	d	P	0	1	1	1	0	R	R/M	Λ		]		70-	100 (Note	1)	
FMUL = Multiplication																		
nteger/Real Memory with ST(0)	ESCAPE	М	F	0	М	OD	0	0	1	R/I	И		]	DISP	110-125 + EA	130-144 + EA	112-168	
ST(i) and ST(0)	ESCAPE	d	P	0	1	1	0	0	1	R/I	Л		1		90-	145 (Note		
40-60 + EA	984				atis	0	1		(iii	Shill	T		0 1					
FDIV = Division Integer/Real Memory with ST(0)	ESCAPE	М	-	0	М	OD	1	1	R	R/I	V			DISP	215-225	230-243 + EA	220-230	224-23
ST(i) and ST(0)	ESCAPE	d	P	0	1	1	1	1	R	R/N	1		]			203 (Note		
FSQRT = Square Root of ST(0)	ESCAPE	0	0	1	1	1	1	1	1	0	1	0	]			180–186		
FSCALE = Scale ST(0) by ST(1)	ESCAPE	0	0	1	1	1	1	1	1	1	0	1	]			32-38		
PREM = Partial Remainder of ST(0) ÷ST(1)	ESCAPE	0	0	1	1	1	1	1	1	0	0	0	]			15-190		
FRNDINT = Round ST(0) to	ESCAPE	0	0	1	1	1	1	1	1	1	0	0	1			16-50		

NOTE:
1. If P = 1 then add 5 clocks.



Table 5. 8087 Extensions to the 86/186 Instructions Sets (Continued)

							Optional 8,16 Bit Displacement	Clock Count Range
FXTRACT = Extract Components of St(0)	ESCAPE 0	0 1	1 1 1	1 0	1 0	0	] 414	27-55
FABS = Absolute Value of ST(0)	ESCAPE 0	0 1	1 1 1	0 0	0 0	1	0 BAYAGES	10-17
FCHS = Change Sign of ST(0)	ESCAPE 0	0 1	1 1 1	0 0	0 0	0	ESCAPE 0	10/18 of 10-17 AQL = 102
Transcendental								
FPTAN = Partial Tangent of ST(0)	ESCAPE 0	0 1	1, 1, 1	1 0	0 1	0	9 394083	'ami or _ 30-540 * - 19202
FPATAN = Partial Arctangent of ST(0) ÷ST(1)	ESCAPE 0	0 1	1 1 1	1 0	0 1	1	0 PSADES	250-800
F2XM1 = 2 <sup>ST(0)</sup> -1	ESCAPE 0	0 1	1 1 1	1 0	0 0	0	o smades	310-630
FYL2X = ST(1) • Log <sub>2</sub>  ST(0)	ESCAPE 0	0 1	1 1 1	1 0	0 0	1	ESCAPE 0	900-1100
FYL2XP1 = ST(1) • Log <sub>2</sub> [ST(0) +1]	ESCAPE 0	0 1	1 1 1	1 1	0 0	1	]	700-1000
Processor Control								
FINIT = Initialized 8087	ESCAPE 0	1 1	1 1 1	0 0	0 1	1	ESCAPE ME	10172 Allis yu 2-8 a land yegate
FENI = Enable Interrupts	ESCAPE 0	1 1	1 1 1	0 0	0 0	0	994383	2-8 <sub>0)T&amp; 5mm (0)T</sub>
FDISI = Disable Interrupts	ESCAPE 0	1 1	1 1 1	0 0	0 (	i	]	2-8
FLDCW = Load Control Word	ESCAPE 0	0 1	MOD 1	. 0 1	R/M	0	DISP	7-14 + EA
FSTCW = Store Control Word	ESCAPE 0	0 1	MOD 1	1 1	R/M		DISP	12-18 + EA
FSTSW = Store Status Word	ESCAPE 1	0 1	MOD 1	1 1	R/M		DISP	12-18 + EA
FCLEX = Clear Exceptions	ESCAPE 0	1 1	1 1 1	0 0	0 1	0	b amages	2-8
FSTENV = Store Environment	ESCAPE 0	0 1	MOD 1	1 0	R/M		DISP	40-50 + EA
FLDENV = Load Environment	ESCAPE 0	0 1	MOD 1	0 0	R/M		DISP	35-45 + EA
FSAVE = Save State	ESCAPE 1	0 1	MOD 1	1 0	R/M		DISP	197 – 207 + EA
FRSTOR = Restore State	ESCAPE 1	0 1	MOD 1	0 0	R/M		DISP	197 – 207 + EA
FINCSTP = Increment Stack Pointer	ESCAPE 0	0 1	1 1 1	1 0	1 1	1	0.0 BRADES	6-12
FDECSTP = Decrement Stack Pointer	ESCAPE 0	0 1	1 1 1	1 0	1 1	0	EUCAPE, D.	6-12
08-87								205835-19




#### Table 5. 8087 Extensions to the 86/186 Instructions Sets (Continued)

```
1. if mod = 00 then DISP = 0*, disp-low and disp-high are absent
  if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent
  if mod = 10 then DISP = disp-high; disp-low
  if mod = 11 then r/m is treated as an ST(i) field
2. if r/m = 000 then EA = (BX) + (SI) + DISP
  if r/m = 001 then EA = (BX) + (DI) + DISP
  if r/m = 010 then EA = (BP) + (SI) + DISP
if r/m = 011 then EA = (BP) + (DI) + DISP
  if r/m = 100 then EA = (SI) + DISP
  if r/m = 101 then EA = (DI) + DISP
  if r/m = 110 then EA = (BP) + DISP
if r/m = 111 then EA = (BX) + DISP
  *except if mod = 000 and r/m = 110 then EA = disp-high; disp-low.
3. MF = Memory Format
         00-32-bit Real
          01-32-bit Integer
         10-64-bit Real
          11-16-bit Integer
4. ST(0) = Current stack top
  ST(i) = ith register below stack top
5. d = Destination
       0—Destination is ST(0)
       1—Destination is ST(i)
6. P = Pop
       0-No pop
        1-Pop ST(0)
7. R = Reverse: When d = 1 reverse the sense of R
        0-Destination (op) Source
        1—Source (op) Destination
8. For FSQRT: -0 \le ST(0) \le +\infty
For FSCALE: -2^{15} \le ST(1) < +2^{15} and ST(1) integer
  For F2XM1: 0 \le ST(0) \le 2^{-1}
  For FYL2X: 0 < ST(0) < \infty
                   -\infty < ST(1) < +\infty
  For FYL2XP1: 0 \le |ST(0)| < (2 - \sqrt{2})/2
                   -\infty < ST(1) < \infty
  For FPTAN: 0 \le ST(0) \le \pi/4
  For FPATAN: 0 \le ST(0) < ST(1) < +\infty
```

Development Tools for the 80386, 80286, 80186, and 8086 CPUs



# Intel386<sup>TM</sup> AND Intel486<sup>TM</sup> FAMILY DEVELOPMENT SUPPORT



280808-1

# COMPREHENSIVE DEVELOPMENT SUPPORT FOR THE Intel386TM AND Intel486TM FAMILIES OF MICROPROCESSORS

The perfect complement to the Intel386<sup>TM</sup> and i486<sup>TM</sup> microprocessor family is a comprehensive development solution. Intel provides a complete, synergistic hardware and software development toolset, that delivers full access to the power of the Intel386 and i486 microprocessor family architectures.

Intel development tools are easy to use, yet powerful, with an up-date user interface and productivity boosting features such as symbolic debugging. Each tool is designed to help move your application from the lab to the market.

If what interests you is getting the best product to market in as little time as possible, Intel is the choice.

#### **FEATURES**

- Comprehensive support for the full 32 bit Intel386 and Intel486 microprocessor architectures—includes protected mode, 4 gigabyte physical memory addressing, and Intel486 microprocessor on-chip cache and numerics
- In-circuit emulators provide a standard windowed interface that is common across Intel debug tools and architectures
- Emulators also feature a source line display and symbolics to allow debugging in the context of the original program
- Intel high-level languages provide architectural extensions for manipulating hardware directly without assembly language routines

- Languages provide a common object code format (Intel OMF386) that supports symbolic debug and permits the intermixing of modules written in various languages
- ROM-able code is output directly from the language tools, significantly reducing the effort necessary to integrate software into the final target system
- Extensive support for the Intel family of math coprocessors
- Operation in DOS IBM PC AT and PS/2 Model 60 and 80, running DOS.




Figure 1: Intel Microprocessor Development Environment

#### **FEATURES**

#### ASM-386/486 MACRO ASSEMBLER

Intel's ASM 386 macro assembler for the Intel386 and Intel486 Families offers many features normally found only in high-level languages. The macro facility in ASM 386 saves development time by allowing common program sequences to be coded only once. The assembly language is strongly typed, performing extensive checks on the usage of variables and labels.

Other Intel ASM 386 features include:

- "High-level" assembler mnemonics to simplify the language
- Structures and records for data representation
- Support for Intel's standard object code format for source-level symbolic debug, and for linking object modules from other Intel386 and Intel486 microprocessor languages
- Full support for processor and math coprocessor instruction sets
- A "MOD486" switch for support of the i486 microprocessor instructions
- 16 bit or 32 bit address overrides
- Supports development for Virtual 86, Real, 286 Protected, and 386 Protected modes

#### iC386/486 COMPILER

Intel's iC-386 compiler combines the power of C programming language with special features for architectural support and code efficiency. The compiler produces code for Intel386 and Intel486 processors from C source files, and conforms to the 1989 ANSI standard (ANS X3.159-1989) for the C programming language.

Key Intel iC-386 features include:

- Controls to tailor the compilation for each step of your application development process
- In-line versions of many ANSI-standard library functions
- Expanded memory support (LIM Version 3.0 and higher) for large applications
- Object code (including supplied run-time libraries) suitable for ROM
- Three different levels of optimization
- A choice of three segmentation memory models (small, compact, and flat) to create compact and efficient code

- In-line processor-specific functions and timesaving macros that provide access to the special features of the Intel386 and Intel486 processors
- În-line floating-point instructions for the Intel387<sup>TM</sup> numerics coprocessor and Intel486 processor floating-point unit
- Time-saving macros and functions to help assembly language routines interface with Intel's high-level programming languages
- The standard C run-time library plus libraries for floating-point support and the iRMX® III C interface library
- An easy interface to Intel's non-C programming languages
- Support for source-level debugging
- Programming with subsystems, allowing mixed segmentation memory models
- Extensions to the 1989 ANSI C standard for compatibility with previous versions Intel C
- Fast and efficient functions for common programming tasks

#### PL/M-386/486 COMPILER

Intel's PL/M-386 is a structured high-level system implementation language for the Intel386 and Intel486 Families. PL/M-386 supports the implementation of protected operating system software by providing built-in procedures and variables to access the Intel386 and Intel486 architectures. For efficient code generation, PL/M-386 features four levels of optimization, a virtual symbol table, and four models of program size and memory usage.

#### **FEATURES**

Other Intel PL/M-386 features include:

- The ability to define a procedure as an interrupt handler as well as facilities for generating interrupts
- Direct support of input and output from microprocessor ports
- Upward compatibility with Intel PL/M-86 and PL/M-286 source code
- A "MOD486" compiler switch for Intel486 microprocessor instruction generation

PL/M-386 combines the benefits of a high-level language with the ability to access the Intel386 and Intel486 architectures. For the development of systems software, PL/M-386 is a costeffective alternative to assembly language programming.

#### FORTRAN-386/486 COMPILER

Intel's FORTRAN-386 compiler is a cross-compiler that supports the entire Intel386 family of components and Intel486 microprocessors (when operating in the 386 chip mode) microprocessors.

FORTRAN-386 features high-level support for floating-point calculations, transcendentals, interrupt procedures, and run-time exception handling. FORTRAN-386 meets the ANSI FORTRAN-77 language subset specification and supports extensions endorsed by the Department of Defense (DOD), extensions that support programs written for the ANSI FORTRAN 66 standard, and extensions that support the Intel386 microprocessor and related numerics coprocessors.

To aid in the development and debugging process, the compiler generates warning and error messages and an optional listing file. The listing file can include symbol cross-reference tables and a listing of the generated Intel386 microprocessor assembly-language instructions. Library routines are reentrant and ROMable.

Other Intel FORTRAN-386 compiler features include:

- Object code can be configured to reside in either RAM or ROM
- The program code can be optimized for execution speed or memory size
- Source-level debugging is supported via the rich symbolics provided in the object module format (Intel OMF386)
- Support for the proposed REALMATH IEEE floating point standard

#### RLL-386/486 RELOCATION, LINKAGE, AND LIBRARY TOOLS

The RLL 386 relocation, linkage, and library tools feature comprehensive support of the full Intel386 and Intel486 architectures. The tools link separate modules, build object libraries, link in Intel387 support, build tasks to execute under protected mode, or multitasking, memory protected software. RLL-386 supports loadable, linkable, and bootloadable Intel object module formats; and supports all segmentation models. RLL-386 consists of the following:

- Binder for linking multiple object modules into a single program and resolving references between modules.
- Builder for producing absolute object modules, assigning addresses, and creating protected mode data structures.
- Librarian for creating and maintaining libraries of object modules.

#### EMUL-387, NUM-387 NUMERICS SUPPORT LIBRARIES

Intel's EMUL-387 and NUM-387 Numerics Libraries fully support the Intel387<sup>TM</sup>, Intel 387 DX, Intel 387 SX math coprocessors and the Intel486 internal numerics unit—whether an actual math coprocessor is used in the final system or not.

For Intel386 microprocessor based applications without a math coprocessor, EMUL-387, a numerics software emulator, will execute instructions as though the coprocessor were present. Its functionality is identical to that of the math coprocessor. It is ideal for prototyping and debugging floating-point application software independent of hardware. Further, this permits portability of application code regardless of the presence of math coprocessor hardware in target systems.

For applications with a math coprocessor, NUM-387 numerics support library provides Intel's ASM 386, C-386, PL/M-386, and FORTRAN-386 language users with enhanced numeric data processing capability. With the library, it is easy for programs to do floating point arithmetic. Programmers can bind in library modules to do trigonometric, logarithmic and other numeric functions.

## intel.

#### **FEATURES**

The user is guaranteed accurate, reliable results for all appropriate inputs.

Intel's NUM-387 support library is a collection of four functionally distinct libraries:

- Common elementary function library routines perform algebraic, logarithmic, exponential, trigonometric, and hyperbolic operations on real and complex numbers, as well as real-to-integer conversions; the routines extend the ranges of the coprocessor instructions
- Initialization library routines set up the numerics processing environment for the Intel386 family of processors with an Intel387, DX, or SX or true software emulator
- Decimal conversion library routines convert floating-point numbers from one Intel387, DX, or SX binary storage format to another, or from ASCII decimal strings to Intel387, DX, or SX binary floating-point format and vice versa
- Exception handling library routines make writing numerics exception handlers easier

All support library modules are in Intel386 microprocessor object module format (Intel OMF-386) so they can be linked with the object output of any Intel language. All routines are reentrant and ROMable.

By using Intel's NUM-387, the user is guaranteed that the numeric software meets industry standard (ANSI/IEEE standard for binary floating point arithmetic, 754-1985) and is portable, thus maintaining software investment.

#### DB-386 Software Debugger

Intel's DB-386 is a PC-based software development environment with source-level symbolic debug capabilities for object modules produced by Intel's assembler and high-level language compilers. This software debug environment allows Intel386 microprocessor code to be executed and debugged directly on a Intel386 DX or Intel386 SX microprocessor based PC, without any additional target hardware required. With Intel's standard windowed human interface, users can focus their efforts on finding bugs rather than spending time learning and manipulating the debug environment.

Other Intel DB-386 features include:

 A run-time interface allows protected-mode Intel386 microprocessor programs to be executed directly on a Intel386 DX or Intel386 SX microprocessor based PC

- Drop-down menus make the tool easy to learn for new or casual users. A command line interface is also provided for more complex problems
- Watch windows (which display user-specified variables), trace points, and breakpoints (including fixed, temporary, and conditional) can be set and modified as needed
- The user can browse source and callstacks, observe processor registers, and access watch window variables by either pull down menus or by a single keystroke, using function keys
- The user need not know whether a variable is an unsigned integer, a real, or a structure—the debugger uses the wealth of typing information available in Intel languages to display program variables in their respective type formats
- DB-386 supports the Intel486 microprocessor when operated in the Intel386 microprocessor mode

#### Intel386 and Intel486 Family In-Circuit Tools

Intel in-circuit emulators are used in many different debug environments including the design and test of: PC BIOS software and motherboard hardware, Intel386 and Intel486 based single board computers, and application and operating system software for DOS-based, ROM-based, and UNIX-based systems.

The Intel386 and Intel486 In-Circuit Emulators (ICETM) take advantage of exclusive Intel technology to provide accurate emulation for Intel's 80386 SX, 80386 DX, 80376, and 80486 microprocessors. Special access to internal processor states provides information not available to emulators which simply monitor the external buses. Emulators which do not have access to the internal processor conditions cannot guarantee accurate display of instructions executed by the microprocessor. With an Intel In-circuit Emulator you can be certain that the emulator is displaying accurate execution history, even when executing code from the on-chip cache memory of the Intel486.

The DOS hosted Intel386 DX and Intel386 SX emulators feature a windowed, menu-driven, human interface which provides easy access to the powerful features of these emulators. This makes it easy for novice or infrequent users to get the most out of every debug session. This interface features multiple windows which

### **FEATURES**

allow you to simultaneously view source code, assembly code, memory, trace, variables, and registers. This interface is fully symbolic when used with Intel languages.

All of the emulators feature a combination of powerful and flexible breakpoints. The products use a combination of software breakpoints, hardware breakpoints, and onchip debug registers to provide a rich set of recognition logic. Flexible breakpoints make it possible to set breakpoints on instruction execution and/or any possible bus event.

Trace filtering provides the ability to select the information captured in the trace buffer. ICE-386 SX allows capture of solely bus cycle information or both bus cycle and execution information. In addition, the ICE-386 DX can filter wait-state information from the trace buffer. ICE-486 provides the most flexible trace collection by allowing capture of information by any combination of bus cycle type including filtering of wait states, by instructions only, or by both bus cycles and instructions.

Other features of Intel emulators include:

- Unparalleled support of the Intel386 and Intel486 architectures, notably the native protected mode
- Emulation at clock speeds to 33 MHz, and full featured trigger and trace capabilities
- The Intel386 family emulators are convertible using removable probes to support the 80386 DX and 80386 SX microprocessors. The Intel486 processor is also supported via a product upgrade.

# Relocatable Expanded Memory

Designed to enhance your existing ICE-486 and the ICD-486 debugger (REM486 is included with ICE-486 and an option for ICD-486). This optional relocatable expansion memory board adds 2 Mbyte of memory which the ICE or ICD can use in place of memory on the user target board.

### ONCE-386 and Transmuter Adapters

If you have a surface mount Intel386 SX microprocessor design using 100-pin PQFP parts, Intel ICE emulators have on-circuit emulation (ONCE) capability. With surface mounted components, the ICE-386 SX emulator cabling clamps over the part, tristating the component, and allowing the emulator to operate. This allows you to debug manufactured boards without resoldering. For early target load development, a transmuter adapter can be used. The transmuter provides a better connection technique for debugging systems where the adapter cable will have to be attached and removed many times (like in prototype development).

## ICD-486 In-Circuit Debugger

The ICD-486 In-circuit Debugger provides a low-cost alternative for full speed in-target Intel486 development. ICD-486 implements a subset of ICE functionality including: symbolic debugging, debug of high-speed cached applications, software and debug register breakpoints, and in-circuit operation.

# Worldwide Service, Support, and Training

To augment its developing tools, Intel offers field application engineering expertise, hotline technical support, and on-site service.

Intel also offers Software Support which includes technical software information, automatic distributions of software and documentation updates, *iCOMMENTS* publication, remote diagnostic software, and development tools troubleshooting guide.

Intel's 90-day Hardware Support package includes technical hardware information, telephone support, warranty on parts, labor, material, and on-site hardware support.

Intel Development Tools also offers a 30-day, money-back guarantee to customers who are not satisfied after purchasing any Intel development tool.

### **FEATURES**

### PRODUCT SUPPORT MATRIX

	Co	mpone	ent	Host
Product	i486	386 DX	386 SX	DOS 3.x and 5.0
ASM-386 Macro Assembler	-	-	-	-
iC-386 Compiler	-	-	"	3886 K1 edt
PL/M-386 Compiler	-	-	-	SHM P W M
FORTRAN-386 Compiler	-	~	-	~
RLL-386 Relocation, Linkage, Library, Support Tools	-	38343	-	all (No. of the control of the sound of the control
NUM-387 Libraries	10	-	-	- N
EMUL-387 Libraries	NA	~	-	V
In-Circuit Emulators	~	~	1	V 88
In-Circuit Debugger	-	LATE OF		add to warm
DB-386 Software Debugger	10	10	00	-

# ORDERING INFORMATION

### 386/i486TM FAMILY DOS HOSTED DEVELOPMENT KIT ORDER CODES

### Software Order Codes

All software supports 386 and 486 microprocessor families except where indicated.

DKIT386C

Compiler Software

Development Kit (See following content list).

D86ASM386NL ASM macro assembler for

PC-DOS systems.

D86C386NL DOS resident, ANSI standard

(ANS X3.159-1989) C compiler.

D86PLM386NL DOS resident PL/M compiler.

D86FOR386NL DOS resident Fortan

Compiler.

D86RLL386NL DOS resident software development package. Contains Binder (for linking separately compiled modules),

a Builder (for configuring protected multi-tasking systems), a cross reference Mapper, and a Librarian. Use this tool in conjunction with Intel's 80386 compilers and macro assembler.

**DB386** DOS S/W debugger.

The Intel Basic Software Development Kit for the DOS hosted environment includes:

iC386 compiler ASM386 assembler

RLL386 relocation linker and locator

NUM387 numerics library

EMUL387 math coprocessor emulator

library DB386 software debugger

OMF386LOAD loader development object

module format documentation

## ORDERING INFORMATION

### IN-CIRCUIT TOOL ORDER CODES

All In-circuit emulator codes include: control unit, power supply, processor module, Stand-Alone Self Test board, bus Isolation Board, and DOS host software and serial interface cable.

ICE386SX25V ICE-386 SX In-circuit

emulator for the Intel386 SX component to 25 MHz.

ICE-386 SX In-circuit pICE386SX20D

emulator for the 80386 SX component to 20 MHz.

ICE-386 DX In-circuit pICE386DX25DZ

> emulator for the 80386 DX component to 25 MHz.

ICE386DX33D ICE-386 DX In-circuit

emulator for the 80386 DX component to 33 MHz.

ICD48650D In-circuit debugger for the

80486 microprocessor to 50 MHz.

pICE48633DZ ICE-486 In-circuit emulator for the 80486 component to

33 MHz.

### ICE CONVERSION KITS

**KBASECONC** Converts ICE-486 to ICE-

376, ICE-386 SX, or ICE-386

DX.

KBASECONV Converts ICE-386 SX or

ICE-386 DX to ICE-486.

TOICE386SX20D Converts ICE-386 DX to ICE-386 SX 20 MHz.

TOICE386DX25D Converts ICE-386 SX to ICE-386 DX 20 MHz.

TOICE48633D Converts ICE-386 SX or ICE-386 DX to ICE-486 33

MHz.

### ADDITIONAL TOOL ORDER CODES

386SXONCE 100 pin PQFP to 132 pin Kit PGA adaptor kit.

REM486A 2 Mbyte relocatable


expansion memory option for ICD-486 (included with

ICE-486).

To order your Intel Development Tool product, for more information, or for the number of your nearest sales office or distributor, call 800-874-6835 (North America). For literature on other Intel products call 800-548-4725 (North America). Outside of North America, please contact your local Intel sales office or distributor for more information.



# 80C86/80C186 SOFTWARE DEVELOPMENT TOOLS



Intel supports application development for the 80C86/80C186 family of microprocessors\* with a complete set of development languages and utilities. Intel software tools generate fast and efficient code and are designed to give maximum control over the processor. Most importantly they can decrease the design time of an embedded system and accelerate your product's time-to-market.

### **FEATURES**

- Macro assembler for high-performance code
- ANSI C compiler with numerous processor-specific extensions.
- PL/M compiler for high-level language programs with support for many lowlevel hardware functions
- Linker to link Intel-generated compiler and assembler modules together
- Locator to generate files with absolute addresses for execution from ROM-based systems
- Windowed, interactive source level debugger that works with all Intel languages
- AEDIT Source Code and text editor
- Library manager for creating and maintaining object module libraries
- Complete 8087/80C187 numeric libraries, including software emulator support
- Object-to-hex conversion utility for EPROM support

August 1992 Order Number: 280809-005

 $<sup>^*80</sup>C86/8088, 80186/80188, 80C186/80C188, 80C186EB/80C188EB, 80C186XL/80C188XL, 80C186EA/80C188EA, 80C186EC/80C188EC, Real Mode 80286, and real mode Intel386TM microprocessors.$ 

# **ASM-86 MACRO ASSEMBLER**

ASM-86 is used to translate symbolic assembly language source into relocatable object code where utmost speed, small code size and hardware control are critical.

### HIGHLIGHTS AND BENEFITS

- Macro facility saves development and maintenance time, since common code sequences need only be developed once.
- Simplified instruction set makes program development easier.
- Saves development time by performing extensive checks on consistent usage of variables and labels. Inconsistencies are detected when the program is assembled, before linking or debugging is started.

## iC-86 COMPILER

Intel's iC-86 brings the full power of the C programming language to embedded applications based on the 80C86/80C186 family of microprocessors. iC-86 can also be used to develop real mode programs to be executed on the 80C286 or the Intel386TM microprocessors.

### HIGHLIGHTS AND BENEFITS

- Generates compact efficient code easily loaded into ROM-based systems.
- Highly optimized with four levels of optimization, including a jump optimizer and improved register manipulation via register history.
- Produces ROMable code can be loaded directly into embedded target systems.
   Libraries completely ROMable, retargetable, and reentrant.

- Supports small, compact, medium, and large memory segmentation models. Allows memory modules to be mixed using "near" and "far" pointers.
- Extensive debug information, including type information and symbols, increases programming productivity.
- Built-in functions for automatic machine code generation improve compile-time and run-time performance. Eliminates need for in-line assembly code or making calls to assembly functions. Allows registers, I/O ports, interrupts and the numerics chips to be controlled directly in C and not in assembly code.
- ANSI C-conforming. Fully linkable with other Intel 80C86/80C186 languages such as ASM and PL/M. Allows programmers to choose optimal language(s) for application.

# PL/M-86 COMPILER

PL/M-86 is a high-level programming language designed to support the software requirements of advanced 16-bit microprocessors. The PL/M language provides both the productivity advantages of a high-level language and access to the low-level hardware features found in the assembly language.

### HIGHLIGHTS AND BENEFITS

- Modular and structured programming support. Final applications easier to understand, maintain, and support.
- Includes extensive list of built-in functions, e.g., TYPE CONVERSION functions, STRING manipulations, and functions for interrogating hardware flags.

- Define interrupt handling procedures using the INTERRUPT attribute. Compiler generates code to save and restore all registers for interrupt procedures.
- Compile-time options to increase flexibility of PL/M compiler. Options include four optimization levels, conditional compilation, inclusion of common PL/M source files from disk, symbol cross-referencing, and optional assembly language code in list file.
- Supports seven data types. Allows compiler to perform signed, unsigned, and floatingpoint arithmetic.
- Object modules compatible with all other object modules generated by Intel 80C86/ 80C186 languages.

# LINK-86 TOOLS

Link-86 combines multiple object modules into a single program and resolve references between independently compiled modules. Both tools can increase productivity by enabling the user to use modular programming, making applications easier to design, test, and maintain.

### HIGHLIGHTS AND BENEFITS

- Incremental linking allows new modules to be easily added to existing software.
- Final linked module can be either a bound load-time- locatable module or a relocatable module.
- EXE option allows modules to be generated that can be executed directly in a DOS system.
- Standard modules can be reused in different applications, decreasing software development time.

# LOC-86 TOOLS

The LOC-86 tool converts relocatable 80C86/80C186 object modules into absolute object modules. Both will allow you to assign addresses.

### HIGHLIGHTS AND BENEFITS

- Default address assignment algorithm automatically assigns absolute addresses to object modules prior to loading code into target system. Frees user from concern regarding the final arrangement of the object code in memory.
- User has ability to override the control and specify absolute addresses for various Segments, Classes, and Groups in memory.
- User can reserve various parts of memory.
- Simplifies set up of bootstrap loader and initialization code for ROM-based systems.
   Very important and beneficial for embedded application development.
- Optional print file containing diagnostic information helpful in debugging may be generated.

4

## LIB-86 TOOLS

Both Lib-86 creates and maintains libraries of software object modules. Standard modules can be placed in a library and linked to your application using the LINK-86 tool.

## OH-86 OBJECT-TO-HEXADECIMAL CONVERTER

The OH-86 utility converts Intel 80C86/186 object modules into standard hexadecimal format, allowing the code to be loaded directly

into PROM using industry standard PROM programmers.

# NUMERICS SUPPORT LIBRARIES

The 8027/80C187 numerics libraries fully support the 8087 and 80C187 math coprocessors, with or without the math coprocessor in the final system; numeric functions may be processed by the math coprocessor or by the corresponding software emulator.

### Numerics Software Emulator

- · For applications without a math coprocessor
- Executes instructions as though coprocessor present; functionality identical to math coprocessor.
- Ideal for prototyping and debugging floating point application code independent of hardware; supports portable code.

### Numerics Support Library

- For applications with a math coprocessor
- Provide Intel ASM, C, PL/M, and FORTRAN users with enhanced numeric data processing capability; easy to do floating point math.

### HIGHLIGHTS AND BENEFITS

- 4 functionally distinct libraries support floating point operations.
  - Common elementary function library: algebraic, logarithmic, exponential, trignometric and hyperbolic operations on real and complex numbers. Real-tointeger conversions
  - Initialization library: Set up the numerics processing environment (math coprocessor or software emulator).
  - Decimal conversion library: Converts floating point numbers from one binary storage format to another, from ASCII decimal strings to binary floating point format, or vise-versa.
  - Error handling library: Simplifies coding numerics exception handlers.
- All support library modules in OMF-86 format; can be linked with object output of any Intel language.
- All library routines reentrant and ROMable.
- Meets industry standard (ANSI/IEEE standard for binary floating point arithmetic, 754-1985)

# DB-86 SOURCE LEVEL DEBUGGER

DB-86 is a DOS-hosted, high-level source code debugger for programs written in C, PL/M, FORTRAN, and Pascal. Its powerful, source-oriented interface allows users to focus their efforts on finding bugs, not learning how to use the debug environment.

### HIGHLIGHTS AND FEATURES

- Drop-down menus and on-line help decrease learning time for beginning users.
- Watch windows, conditional breakpoints, trace points and fixed and temporary

- breakpoints can be set and modified as needed.
- Browse Source and Call Stack, review processor registers, observe watch window variables — all accessed via a pull down menu or single keystroke.
- Uses extensive debug information available in Intel languages to display program variables in their respective type formats.
- Provides support for overlayed programs and the math coprocessors.

# 4

## AEDIT SOURCE CODE AND TEXT EDITOR

Aedit is a full-screen text editing system designed specifically for software engineers and technical writers. The output file is the pure ASCII text (or HEX code) you input — no special characters or proprietary formats. Its numerous features and advanced capabilities make it an excellent tool to support the 80C86/80C186 development environment.

### HIGHLIGHTS AND BENEFITS

- Complete range of editing support—from document processing to HEX code entry and modification
- Supports system escape for quick execution of PC-DOS System level commands
- Full macro support for complex or repetitive editing tasks
- Supports multiple operating systems including DOS and iRMX
- Dual file support with optional split-screen windowing
- · No limit to file size or line length

- Quick response with an easy to use menu driven interface
- Configurable and extensible for complete control of the editing process.

### WORLDWIDE SERVICE, SUPPORT, AND TRAINING

To augment its development tools, Intel offers a full array of seminars, classes, and workshops, field application engineering expertise, hotline technical support and on-site service.

Intel also offers a Software Support package which includes technical software information, telephone support, automatic distribution of software and documentation updates, access to the "Tooltalk" electronic bulletin board. "iComments" publication, remote diagnostic software, and a development tools troubleshooting guide.

Intel's Hardware Support package includes technical hardware information, telephone support, warranty on parts, labor, material, and on-site hardware support.

# SUMMARY

Intel provides a complete software development toolset that delivers full access to the 80C86/80C186 microprocessors. The development tools are easy to use, yet powerful, with productivity boosting features

such as source-level symbolic debugging and an up-to-date user interface. Each tool is designed to help you move quickly your application from the lab to the market.


# ORDERING INFORMATION

## 80C86/80C186

ASM-86	Assember for PC XT or AT system (or compatible) running DOS $3.0$ or higher
iC-86	Software Package for IBM PC XT/AT running PC DOS 3.0 or higher
PL/M-86	Software Package for IBM PC XT/AT running PC DOS 3.0 or higher
AEDIT	AEDIT Source Code Editor for IBM PC XT/AT running PC DOS $3.0$ or higher
	iC-86 PL/M-86



# Intel386TM DX AND Intel386TM SX IN-CIRCUIT EMULATORS



280850-1

# ACCURATE AND SOPHISTICATED EMULATION FOR THE Intel386TM DX AND Intel386TM SX MICROPROCESSORS

Intel386<sup>TM</sup> In-circuit Emulators are the cornerstone of the optimum development solution for the Intel386 Family of microprocessors. The ICE<sup>TM</sup>-386 family of development tools delivers complete access and control over the Intel386.

Intel386 emulators feature realtime emulation to 33 MHz, source-level symbolic debugging, and a powerful windowed human interface. Intel product quality and world class technical support and service insure that your design requirements are met on time. And your investment in development tools is protected via interchangeable probes for the Intel386 DX and Intel386 SX microprocessors. Support for the Intel486TM is provided via an ICE conversion package. An emulator for the Intel386 SL processor is also available.

Maximize your productivity with Intel development tools. Reduced time to market and increased market acceptance for your microprocessor-based product are the benefits when Intel is the choice.

## **FEATURES**

### INTEL ICETM FAMILY IN-CIRCUIT EMULATOR FEATURES

- ICE-386 DX and ICE-386 SX emulators feature a powerful source-level, windowed human interface
- Unparalleled support of all of the Intel386 operating modes opens the door to the full potential of the Intel386 architecture
- Non-intrusive, 100% accurate emulation and execution history to processor speeds of 33 MHz
- Relocatable Expansion Memory (REM)
   Board options provide 2 MByte of mappable
   memory

- Versatile event recognition makes short work of uncovering complex bugs
- Dynamic trace display of bus and execution information during emulation
- Support for PGA and PQFP component packages
- Integrated software development environment provides complete access to the power of the Intel386 family
- · Available on DOS

4

### **FEATURES**

### 100% ACCURATE EMULATION

Intel386 Family In-Circuit Emulators utilize technology that accesses internal processor states that are otherwise invisible. Intel386 microprocessors fetch and execute instructions in parallel; fetched instructions are not necessarily executed in any order. Because of this, an emulator without access to the core of the component is prone to error in determining what actually occurs inside the microprocessor. With Intel's technology, an Intel386 In-Circuit Emulator displays execution history with one hundred percent accuracy.

### OPENING THE DOOR TO PROTECTED MODE

The Intel386 family of In-circuit Emulators opens the door to the full potential of the architecture with unparalleled support of protected mode. Not only does the emulator display and modify task state segments and global, local, and interrupt descriptor tables (with symbolic access to all descriptor components), but emulator functions are sensitive to the operating mode of the processor, greatly improving ease of use. For instance, while debugging protected mode code, it is easy to change any field in any descriptor, including privelege, level, segment limit, segment access rights, etc.

The Intel386 family of In-circuit Emulators supports all aspects of protected mode addressing, including paged virtual memory. Processor tables are used to automatically translate virtual addresses to linear and physical addresses. Physical addresses can be translated to symbolic references to indicate the module, procedure, or data segment accessed. And when debugging a memory management system, components of the page table and directory can be displayed and modified.

### FLEXIBLE AND VERSATILE EVENT RECOGNITION

Flexibility and versatility in event recognition makes short work of uncovering the most complex bugs. Bus event recognition circuitry may be used to trigger on specific or masked data input, output, read, write, or fetched values at a physical address or range of addresses. In addition, on-chip debug registers may be used to trigger on virtual, linear, or symbolic addresses being executed, accessed, or written.

Versatility shows in other triggering options such as the ability to break upon a task switch, an external signal from another emulator or a logic analyzer, multiple occurrences of an event, a full trace buffer, halt or shutdown cycles, or interrupt acknowledge. And up to four sequential event triggers can be combined with a high-level construct to make it easier locating those hard to find real-time bugs.

The Intel386 family of In-circuit Emulators captures all bus activity and, as an option, execution information, into a trace buffer of 4 K frames. Information is captured in logic analyzer style, including the address and data busses, as well as a variety of important control signals. With PRE, POST, and CENTER collection modes it is possible to focus the trace buffer contents around a specified trigger event. ICE-386 DX also allows the user to selectively remove wait-states from trace.

### ACCESSING THE POWER

The DOS hosted Intel386 DX and Intel386 SX emulators feature a windowed, menu-driven, human interface which provides easy access to the power of these emulators. This interface features pull-down menus, pop-up windows and templates for common actions such as configuring the emulator and setting breakpoints

A source code window allows display of program code as high-level source and/or assembly code, and most importantly, allows "point and shoot" breakpoints. This powerful feature, combined with the ability to view any section of program code in the source window, means that setting a breakpoint anywhere in the program is as simple as moving the cursor to a line of code and hitting a function key.

Multiple windows may be opened for simultaneous viewing of not only source code, but also memory, trace buffer contents, variables, and registers. All of these features are accessible from pull-down menus or function keys, making it easy for novice or infrequent users to get the most of every debug session.

Customized procedures with variables and literal definitions can be created to assist in debugging or for manufacturing test or field service applications. Intel386 processor data structures, such as registers, descriptor tables, and page tables, can be examined and modified using symbolic names. And with the symbolic debugging information that is a feature of Intel languages, memory locations can be accessed using symbolic references to the source program (such as a procedure and variable names, line numbers, or program labels) rather than via cumbersome virtual, linear, or physical addresses. The type information of variables (such as byte, word, record, or array) can also be displayed.

## ADDITIONAL FEATURES

The Intel386 In-circuit Emulator can be combined with a variety of devices. I/O lines synchronize emulation starts and triggers with external tools such as a logic analyzer or another emulator. An optional Time Tag Board synchronizes multiple Intel386 emulators and records timestamp information in the trace buffer with 20 nanosecond resolution. An Optional Clips Pod allows 8 user defined data lines to be captured and displayed in the trace. The bus isolation board buffers the emulation processor from faults in an untested target. And with the Stand-Alone Self-Test board the emulator can be used to debug software before the target system is functional, as well as execute confidence tests.

### COMPONENT INTERCONNECT

Component interconnect between the ICE and the processor on your system is accomplished using either direct probe connection to the target system, or by using an optional hinge cable adapter. Hinge cable adapters allow the ICE to access components in hard-to-reach cases and in the case of the Intel386 SX, to provide support for surface mounted devices via ONCE mode. ONCE mode is a mechanism of tri-stating the component pins, thus allowing a system with a surface mounted CPU to be emulated without removing the component. The dimensions and clearance requirements of the adapter are shown in the 386SXONCECBL Adapter Dimension figure on the following pages. In addition, a new, more reliable means of connecting to 100 pin PQFP Intel386 SX processors will be available in Q4, 1992. See diagram of transmuter adapter for dimensions.

### THE INVESTMENT PICTURE

As designs move from one Intel386 Family processor to another, the reinvestment cost is limited to probes that adapt the emulator base to the specific processor. Beside cost savings, migration from one processor to another is accomplished with minimum disruption in the engineering environment, as the same command language applies to the entire emulator family.

A conversion kit is also available to support the Intel486™ family of microprocessors and an emulator is also available to support the Intel386 SL microprocessor. 1

## **FEATURES**

# SOFTWARE COMPLETES THE SYSTEM

Intel wraps a comprehensive software development system around the emulator to deliver the most complete development environment available from a single vendor. Like the emulator, Intel's software development system supports every aspect of the Intel'386 architecture.

Overlooked at times is the fact that a significant part of developing a system is making sure the code works. Intel languages and software debugger integrate seamlessly with the Intel386 emulator and provide the symbolics so important for efficient debugging. By using Intel software tools with the Intel386 emulator the full power of Intel development solution can be utilized.

The software development system offers a broad choice of languages with object code compatibility so performance can be maximized by using different languages for specialized, performance critical modules. Architectural extensions in the high-level languages allows hardware features such as interrupts, input/output, or flags to be controlled directly, avoiding the tediousness of coding assembly language routines.

Intel's software portfolio includes a unique, sophisticated, and very powerful system builder, which simplifies the generation of protected mode systems from simple flat model systems to the most complex paged multiple privelege level, multi-tasking systems. To further reduce the effort necessary to integrate software into the final target configuration, Intel tools produce ROM-able code directly from the development system.

# WORLDWIDE SERVICE, SUPPORT, AND TRAINING

To augment its development tools, Intel offers a full array of seminars, classes, workshops, field application engineering expertise, hotline technical support, and on-site service.

Intel also offers a Software Support contract which includes technical software information, automatic distributions of software and documentation updates, *iCOMMENTS* publication, remote diagnostic software, and a development tools troubleshooting guide.

Intel's 90-day Hardware Support package includes technical hardware information, telephone support, warranty on parts, labor, material, and on-site hardware support.

Intel Development Tools also offers a 30-day, money-back guarantee to customers who are not satisfied after purchasing any Intel development tool.

# ICETM-386 FAMILY SPECIFICATIONS AND REQUIREMENTS

Unless otherwise noted, the following specifications apply to ICE-386 DX and ICE-386 SX.

### HOST SYSTEM REQUIREMENTS

The user supplied host system can be either an IBM\* PC/AT\* or Personal System/2\* Model 60. Host system requirements to run the emulator include the following:

- DOS version 3.3, 4.01 or 5.0
- · 640 KBytes of RAM in conventional memory
- 1 MByte of expanded memory (e.g., an Above<sup>TM</sup> board managed by a driver such as EMM.SYS, or an expanded memory manager such as QEMM\* or 386MAX which conforms to the Lotus\*/Intel/Microsoft\* Expanded Memory Specification, version 4.0 or later)
- · A 20 MB hard disk
- A serial port or the National Instruments GPIB-PCII\*, GPIB-PCIIA\*, or MC-GPIB\* hoard
- A math coprocessor if either the optional time tag board is used or if a math coprocessor resides on the target system

# A A BITO

# ICETM-386 FAMILY SPECIFICATIONS AND REQUIREMENTS

### ELECTRICAL CHARACTERISTICS

100-120V or 220-240V selectable 50-60 Hz 2 amps (AC max) @ 120V 1 amp (AC max) @ 240V

### ENVIRONMENTAL CHARACTERISTICS

Operating temperature: +10°C to +40°C

(50°F to 104°F)
Operating Humidity: Maximum of 85%

relative humidity, non-condensing

### TESTED HOT SYSTEMS INCLUDE:


- IBM PC/AT (286) with MS-DOS 3.3 and an Intel Above Board with 1.5 MBytes of memory
- IBM PČ/AT with Intel Inboard 386 with MS-DOS 3.3 and 3 MBytes of memory with a QEMM\* or 386Max\* memory manager
- Compaq\* DESKPRO 386\* with COMDOS
   3.31 and 3 MBytes of memory with QEMM or
   386MAX memory manager
- Intel Sys 301 with MS-DOS 3.3 and 2 MBytes of memory with a QEMM, EMM, or 386Max memory manager
- IBM PS/2 Model 80 with PC-DOS 4.01 and 2 MBytes of memory with QEMM or 386Max memory manager

Note: Future versions of ICE-386 Family emulators will use DOS extenders. Host systems will need at least a 386 SX or 386 DX based host with 4 MBytes of RAM.

### THE EMULATOR'S PHYSICAL CHARACTERISTICS

Unit	Width		Height		Length	
Unit	inches	cm	inches	cm	inches	cm
Base Unit	13.4	34.0	4.6	11.7	11.0	27.9
Processor Module	3.8	9.7	0.7	1.8	4.4	11.2
Optional Isolation Board	3.8	9.7	0.5	1.3	4.4	11.2
Power Supply	7.7	19.6	4.1	10.4	11.0	27.9
User Cable	1.9	4.8			17.3	43.9
100-Pin Target-Adapter Cable	2.3	5.3	0.5	1.3	5.1	13.0
88-Pin Target-Adapter Cable	2.3	5.3	0.5	1.3	5.8	14.7
Serial Cable					144	366
Optional Clips Pod	3.3	8.4	0.8	2.0	6.0	15.2


### The Processor Module and Bus Isolation Board Dimensions




ICETM-386 DX

# ICETM-386 FAMILY SPECIFICATIONS AND REQUIREMENTS

The Processor Module and Bus Isolation Board Dimensions (Continued)







ICETM-386 SX and ICETM-376

# ICETM-386 FAMILY SPECIFICATIONS AND REQUIREMENTS

### The Processor Module and Bus Isolation Board Dimensions (Continued)




### ICE-386 SX and ICE-376 Dimensions




4

# ICETM-386 FAMILY SPECIFICATIONS AND REQUIREMENTS

### 386SXONCECBL Hinge Cable Adapter Dimensions



## Keep Out Area for 100 Pin Transmuter Converter



# AC Specifications With the Bus Isolation Board Installed

Symbol	Parameter	Minimum	Maximum	Notes
t1	CLK2 period	40 nS	t1 Max	
t2a	CLK2 high time	t2a Min+2 nS	HUDGER TUSKSOOTT	@ 2V
t3b	CLK2 low time	t3b Min + 2 nS	day High Leak	@ 0.8v
t6	A2-A31 valid delay	t6 Min + 3.5 nS	t6 Max + 24.6 nS	CL = 120 pF
t7	A2-A31 float delay	t14 Min + 5.5 nS	t14 Max + 32.6 nS	
t8	BE0#-BE3#, LOCK# valid delay	t8 Min + 3.5 nS	t8 Max + 24.6	CL = 75pF
t9	BE0#-BE3#, LOCK# float delay	t14 Min + 5.5 nS	t14 Max + 32.6	
t10	W/R#, M/IO#, D/C#, ADS# valid delay	t10 Min + 3.5 nS	t10 Min + 24.6	CL = 75 pF
t11	W/R#, M/IO#, D/C#, ADS# float delay	t14 Min + 5.5 nS	t14 Max + 32.6	
t12	D0-D31 write data valid delay	t12 Min + 4.5 nS	t12 Max + 20.6	CL = 120 pF
t13	D0-D31 write data float delay	7.5 nS	41.6 nS	
t14	HLDA valid delay	t14 Min = 3 nS	t14 Max + 21.2 nS	
t16	NA# hold time	t16 Min + 10.6 nS	ADS#.M/IO#	
t18	BS16# hold time	t18 Min + 10.6 nS	*57\W	
t20	READY# hold time	t20 Min + 10.6 nS	DACE	
t21	D0-D31 read setup time	t21 Min + 8.5 nS	CLKS	
t22	D0-D31 read hold time	t22 Min + 7.6 nS	RESET	
t24	HOLD hold time	t24 Min + 10.6 nS	andsolfices seed Lat	Note 1 Not ber
t25	RESET setup time	t25 Min + 2.1 nS	got-edapose cable adds s	Note 2: The tay
t26	RESET hold time	t26 Min + 2.1 nS		
t28	NMI, INTR hold time	t28 Min + 10.6 nS	ICETH-286 SK	
t30	PEREQ, ERROR#, BUSY# hold time	t30 Min + 10.6 nS	11.33	

### ICE™-386 DX 25/33 Emulator DC Specifications Emulator Capacitance Specifications

Symbol	Description	386 DX Typical	386 DX w/ Hinge Cable	386 SX and 376 w/ Hinge Cable
CIN	Input Capacitance			123
	CLK2	35 pF	45 pF	55 pF
	READY#, NMI, BS16#	25 pF	35 pF	35 pF
	HOLD, BUSY#,	10 pF	20 pF	20 pF
	PEREQ, NA#, INTR, ERROR#, RESET	20 pF	30 pF	30 pF
Cour	Output or I/O Capacitance			4.1
	D0-D31	40 pF	50 pF	50 pF
	A2-A31	30 pF	40 pF	40 pF
	BE0#-BE3#			30 pF
	D/C#	35 pF	45 pF	30 pF
	W/R#	40 pF	50 pF	55 pF
	ADS#, M/IO#	25 pF	35 pF	35 pF
	LOCK#, HLDA	25 pF	25 pF	55 pF

### ICETM-386 DX 25/33 Emulator DC Specifications without the Bus Isolation Board Installed

Item	Description	Max	Notes
PM-I <sub>CC</sub>	Processor Module Supply Current Component	$I_{\rm CC}$ + 1.5A	borted S2
I <sub>IH</sub> v8.0 6	Input High Leakage Current	0.020 μΑ	nti vili ()
OL = 120 pl	A2–A31, BE0#–BE3#, D0–D31, HLDA, NMI, BS16#	0.010 μΑ	AB11 ABIG
Nosv-Jr	ADS#, M/IO#, LOCK#, READY#	0.010 μΑ	SERIL SE
	W/R#, D/C#	0.030 μΑ	0 8 1 a
To ar = LE	CLK2 and other Rend Stand Old Vales Silay 4	0.015 μΑ	01.1
	RESET and his South and walsh shoft was the state of the	0.005 μΑ	2
$I_{IL}$	Input Low Leakage Current	data valid dela	D31 write
	A2-A31, BE0#-BE3#, D0-D31	0.600 μΑ	DSL1write
	HLDA, NMI, BS16#	0.010 μΑ	bitar AC
	ADS#, M/IO#, LOCK#, READY#	0.010 μΑ	nit bilni 4
	W/R#   2a 3.01 + a.M. 311	0.110 μΑ	blog #8.
	D/C# 84 9 01 + mild 0821	0.610 μΑ	or #1/CLA
	CLK2	0.015 μΑ	D811 ead
	RESET 200 T + alm 1331	0.005 μΑ	2 2

Note 1: Not tested. These specifications include the 80386 component and all additional emulator loading. Note 2: The target-adapter cable adds a propagation delay of 0.5 ns.

# $ICE^{TM}$ -386 SX or $ICE^{TM}$ -386 20 MHz Emulator DC Specifications without the Bus Isolation Board Installed

Item	Description	Max	Notes
PM-I <sub>CC</sub>	Processor Module Supply Current	3386SX-I <sub>CC</sub> + 940 mA	
I <sub>IH</sub>	Input High Leakage Current A23-A1, BLE#, BHE#, D/C#, HLDA D15-D0 ADS#, M/IO#, LOCK#, READY#, ERROR# W/R# CLK2 RESET	20 μA 60 μA 10 μA 30 μA 40 μA 60 μA	1 1 1 1 2
$I_{IL}$	Input Low Leakage Current A23-A1, BLE#, BHE#, D/C# D15-D0 ADS#, M/IO#, LOCK#, READY#, ERROR# W/R# CLK2 RESET HDLA	600 μA 60 μA 10 μA 510 μA 620 μA 600 μA 20 μA	1 1 1 1 2 1

Note 1: This specification is the DC input loading of the emulator circuitry only and does not include any component leakage current.

Note 2: This specification replaces the component specification for this signal.

# ICETM-386 DX 25/33 Emulator DC Specifications with the Bus Isolation Board Installed

Item	Description	Min	Max
BIB-I <sub>CC</sub>	Bus Isolation Board Supply Current	Doni ses	PM-I <sub>CC</sub> + 475 mA
V <sub>OL</sub>	Output Low Voltage (I <sub>OL</sub> = 48 mA) A2-A31, BE0#-BE3#, D/C# ADS# D0-D31, M/IO#, LOCK#, W/R#, HLDA (I <sub>OL</sub> = 24 mA)	elles nequelles de la les	0.5V 0.5V 0.44V
V <sub>OH</sub>	Output High Voltage (I <sub>OH</sub> = 3 mA) A2-A31, BE0#-BE3#, D/C# ADS# D0-D31, M/IO#, LOCK#, W/R#, HLDA (I <sub>OL</sub> = 24 mA)	2.4V 2.4V 3.8V	SOR MODULE ACE COVSIDE concepts madule direct paters without using
I <sub>IH</sub>	Input High Current CLK2, RESET READY#	oly drive ele of the	1.0 μA 25 μA
I <sub>IL</sub>	Input Low Current CLK2, RESET READY#	otalome normano,	1.0 μA 250 μA
I <sub>IO</sub>	Output Leakage Current A2-A31, BE0#-BE3#, D/C#, ADS# D0-D31, M/IO#, LOCK#, W/R#	i gairre	± 20 μA ± 20 μA

### ICETM-386 SX or ICETM-376 20 MHz Emulator DC Specifications

Item	Description	Min	Max
BIB-I <sub>CC</sub>	Bus Isolation Board Supply Current	og Jagil	PM-I <sub>CC</sub> + 350 mA
V <sub>OL</sub>	Output Low Voltage ( $I_{OL}=48$ mA) A23-A1, BLE#, BHE#, D/C, ADS# D15-D0, M/IO#, LOCK#, W/R# HLDA ( $I_{OL}=24$ mA)	tialy the on board soir from a board	0.5V 0.5V 0.44V
V <sub>OH</sub>	Output High Voltage ( $I_{OH} = 3$ mA) A23-A1, BLE#, BHE#, D/C, ADS# D15-D0, M/IO#, LOCK#, W/R# HLDA ( $I_{OL} = 24$ mA)	2.4V 2.4V 3.8V	processor Ouell is re- Milts module drives its DC sen through the lated will realist it semina
I <sub>IH</sub> school/klu school the	Input High Current CLK2, RESET READY #	at curre BX or 35 pard	1.0 μA 25 μA
I <sub>IL</sub> 1981	Input Low Current CLK2, RESET READY#	L for the	1.0 μA 250 μA
I <sub>IO</sub>	Output Leakage Current A23-A1, BLE#, BHE#, D/C, ADS# D15-D0, M/IO#, LOCK#, W/R#		±20 μA ±20 μA

### **ELECTRICAL SPECIFICATIONS**

The synchronization input lines must be valid for at least four CLK2 cycles as they are only sampled on every other cycle. These input lines are standard TTL inputs. The synchronization output lines are driven by TTL open collector outputs that have 4.7K-ohm pull-up resistors. The synchronization input and output signals on the optional clips pod are standard TTL input and outputs.

### PROCESSOR MODULE INTERFACE CONSIDERATIONS

With the processor module directly attached to the target system without using the bus isolation board, the target system must meet the following requirements.

- The user bus controller must only drive the data bus during a valid read cycle of the emulator processor or while the emulator processor is in a hold state (the emulator processor uses the data bus to communicate with the emulator hardware).
- Before driving the address bus, the user system must gain control by asserting HOLD and receiving HLDA.
- The user reset signal is disabled during the interrogation mode. It is enabled in emulation, but is delayed by 2 or 4 CLK2 cycles.
- The user system must be able to drive one additional TTL load on all signals that go to the emulation processor.

When the target system does not satisfy the first two restrictions, the bus isolation board is used to isolate the emulation processor from the target system. With the isolation board installed, the processor CLK2 is restricted to running at 25 MHz.

The processor module drives its DC power from the target system through the Intel386 component family socket. It requires 1500 mA, including the Intel386 DX component current or 1400 mA, including the Intel386 SX or 376 component current. The isolation board requires an additional 475 mA for the Intel386 DX component and 350 mA for the Intel386 SX or 376 components.

### INTEL386 DX PROCESSOR INTERCONNECT

The processor must be socketed. The printed circuit board design should locate the processor socket at the physical ends of the printed circuit board traces that connect the processor to the other logic of the target system. This reduces transmission line noise. Additionally, if the target system is enclosed in a box, pin one of the processor socket should be oriented to make connecting the processor module or target-adapter cable (TAC) easier.

The emulator uses the Intel386 DX microprocessor's pins C7, E13, and F13. The Intel386 DX High Performance 32-Bit Microprocessor With Integrated Memory Management data sheet specifies these pins as "N/C" (no connect). If the target system uses any of these pins, you must do one of the following:

- Use the bus isolation board
- Use the hinge cable adapter
- Build an adapter to disconnect pins C7, E13, and F13 (i.e., a socket with these pins removed).

### INTEL386 SX PROCESSOR INTERCONNECT

The processor can be either socketed or surface-mount. Some examples of sockets which have been used include Textool 2-0100-07243-000 or AMP 821949-4 sockets. The standard ICE-386SX provides support for socketed components. To support surfacemount components, the optional 386SXONCEKIT hinge cable adapter kit should be ordered. This kit includes an adapter that fits over a surface-mount Intel386 SX and tri-states its pins using ONCE mode. A transmuter, a new, more reliable surfacemounted PQFP adapter will be available for the ICE-386 SX in Q4, 1992. See the transmuter converter keep out diagram for dimensions.

The printed circuit board design should locate the processor socket at the physical ends of the printed circuit board traces that connect the processor to the other logic of the target system. This reduces transmission line noise. Additionally, if the target system is enclosed in a box, pin one of the processor socket should be oriented to make connecting the processor module or hinge cable adapter easier.

## ORDERING INFORMATION

IN-CIRCU	JIT EMULATOR ORDER CODES
	euit Emulator codes include: control
unit, powe	r supply, processor module. Stand-

Alone Self Test board, bus Isolation Board. either DOS or HP9000 host software and a serial interface cable.

pICE386SX20D

ICE-386SX In-Circuit Emulator for the 80386 SX component to 20 MHz.

pICE386DX25DZ

ICE-386DX In-Circuit Emulator for the 80386 DX component to 25 MHz.

ICE386DX33D

ICE-386DX In-Circuit Emulator for the 80386 DX component to 33 MHz.

### IN-CIRCUIT EMULATOR CONVERSION KITS

KBASECONC

Converts ICE-486 to ICE-386SX or ICE-386DX.

TOICE386SX20D Converts ICE-386DX to ICE-386SX

20 MHz.

TOICE386SX25D Converts ICE-386DX

to ICE-386SX 25 MHz.

TOICE386DX25D Converts ICE-386SX

to ICE-386DX 25 MHz.

TOICE48633D

Converts ICE-386SX or ICE-386DX to ICE-486 33 MHz.

IN-CIRCUIT EMULATOR OPTION ORDER CODES

p88GAADAPT

Adaptor for ICE376 emulator to support 88 pin PGA component packaging.

386SXONCECBL ONCE (On-Circuit

Emulation) hinge cable adapter for ICE-386 SX to support 100 pin PQFP component packaging in surface-mount. The standard ICE product includes a hinge cable adapter for socketed components.

pICE3XXCPO

Clips Pod Option for ICE386SX 16 or 20 MHz, ICE386 25 MHz, and ICE386DX 33 MHz emulators.

pICE3XXTTB


Time Tag Board Option for ICE386SX 16 or 20 MHz. ICE386 25 MHz, and ICE386DX 33 MHz emulators.

386SXONCE KIT

Kit includes 100 pin PQFP 386SXONCECBL adapter and SAST with 100 PIN PQFP dummy component.

i3SXCONV100PQ Kit includes 100 pin PQFP

transmuter adapter and SAST.



281422-1

# INCLUDING PARADIGM DEBUG/ICE WINDOWED INTERFACE

### PRODUCT OVERVIEW

The Intel ICETM-186/188 family of In-Circuit Emulators deliver outstanding 16 MHz and 20 MHz real-time emulation for the 80C186/80C188 family of microprocessors: 80C186EB/C188EB, 80C186XL/C188XL, 80C186EA/C188EA, 80C186EC/C188EC, 80C186/C188, and 80186/188. The emulator is a versatile and efficient tool for developing, debugging, and testing products designed with Intel microprocessors. Included with the emulator is the standard Intel Windowed Interface and the Paradigm DEBUG/ICE Interface (based on Borland's Turbo Debugger), allowing you to choose the interface best suited for your needs. Both interfaces support Intel, Borland, and Microsoft languages including C++ to meet your embedded design needs and accelerate your time to market.

### **FEATURES**

- Reliable full speed emulation up to 16 MHz and 20 MHz
- One probe, jumper-configurable for 186 or 188 support
- Two powerful windowed human interfaces with mouse support
- Source level debug with source code window, symbolic debug, and watch window operations
- Supports Intel, Borland, and Microsoft languages including C++

Paradigm DEBUG and Paradigm LOCATE are trademarks of Paradigm Systems. Turbo Debugger is a registered trademark of Borland International. Microsoft and MS-DOS are registered trademarks of Microsoft Corporation. Link and Locate++ is a registered trademark of Systems and Software. Inc.

- 512K or 1 MB of zero wait-state mapped memory
- 4K frames dynamic trace buffer can be displayed without stopping emulation
- Powerful GO command with two-level breakpoints, event counters and single stepping capability
- 80C187 numberic coprocessor support
- Emulation support for all Intel component packages
- High speed RS-232C and GPIB communication link
- Stand Alone Self Test (SAST) unit for software development and self test
- Complete Intel service and support

## PRODUCT HIGHLIGHTS

- Superior Intel component bondout and advanced cable technology ensures accurate and reliable high speed emulation
- Zero power consumption difference between using the emulator and the component
- Supports debugging target systems with 80C187 numeric coprocessor
- Supports all Intel software products, including C, assembler, and PL/M. Also accepts Microsoft and Borland object code. including C++, when used in conjunction with either Paradigm Systems LOCATE or Systems and Software, Inc. LINK and LOCATE++
- Paradigm DEBUG/ICE product includes Paradigm LOCATE, OMFCVT and TDCONVRT: everything necessary to support your embedded application
- Includes two powerful windowed human interfaces: the standard Intel interface and the Paradigm DEBUG/ICE interface, based on Borland's Turbo Debugger
- Each windowed interface enables user to open multiple windows simul-taneously, providing source code, watch variables, memory, and trace information
- Display and modify all on-chip peripheral registers
- Powerful GO command permits precise emulation control through versatile event recognition, conditional constructs, and internal actions (e.g., full trace buffer, event counters)
- Set software breakpoints easily in source code, hardware breakpoints on execution and bus addresses; memory and I/O cycles
- Break and trace on address and/or data specification based on single value, range, or "don't cares"

- Flexible STEP command, enabling forward/ reverse stepping and into or over function calls
- Define all or sections of map memory as Guarded, ICE, or User
- 4K trace buffer collects both execution and data bus activity in real-time. Display either instructions, cycles, or both
- Stand Alone Self Test (SAST) Unit in conjunction with emulator map mem-ory facilitates early software debug-ging and emulator confidence testing
- 512K and 1 MB zero wait-state memory modules can be used in place of target memory for code debugging
- Programmable fastbreak for monitoring target system while in emulation
- Refresh, DMA, and HOLD/HOLDA cycles honored when emulator halted
- RS-232C serial link provides transfer rate up to 57.6 Kbytes per second. GPIB driver (in conjunction with a user supplied National Instruments (IEEE-488) GPIB communication board) provides parallel transfers at rates up to 115 Kbytes per second
- Logic analyzer support included via a 60-pin connector to emulator
- All component packages supported, either directly on the probe or through adapters
- World-wide service, support, and training available

### BENEFITS

- Supports low power application needs. Probedraws low power current, supports true
   CMOS voltage input/output
- Both the Intel and Paradigm windowed interfaces increase productivity for both expert and casual users. Pull-down menus, on-line help, and mouse support simplify debugging and speeds up learning curve
- Source code window automatically updated when emulator halts, high-lighting next instruction to be executed
- Software and hardware breakpoints may be set directly in the source code window to facilitate precise emulation control
- Emulator can track user-defined program variables using the watch window. Emulator tracks the variable, not the user!
- Intel interface offers "C"-based macro commands to facilitate customized or repeated debug sessions. Extremely useful for automated manufacturing, testing and debugging

- Powerful trace collection and display commands allow user to collect and display only the trace information pertinent to the debug session; no unwanted trace data filling up trace buffer
- Dynamic trace allows user to view trace buffer or modify trace conditions without stopping emulation
- Software developers may debug application code before target hardware is available using the Stand Alone Self Test (SAST) Unit with emulator map memory
- Early debugging of ROM memory simplified using emulator map memory. Memory addressable in 32 Kbyte increments.
   Supports debugging ROM-based applications over entire 1MB addressing range
- Mappable I/O ports, addressable in 4 Kbyte increments, enable user to debug suspect I/O behavior. PC resources allow data 'input' from keyboard and data 'output' to the screen
- Source code window displays source code in original high-level language used to produce the object code. Simplifies and accelerates debug process
- Investigate privileged processor information during emulation using the Fastbreak feature (e.g., PCB, registers, target memory)
- DRAM refresh signals continue even when emulator halted and ensures DRAM memory not lost or corrupted. Also permits emulation in cost-sensitive applications that do not include DRAM controllers
- Continuous timer function while emulator halted allows emulator to respond to on-chip and external interrupts in real-time. Useful for critical applications where continuous interrupt-service is a requirement
- Detailed timing of specific events possible using a logic analyzer connected to the emulator. An external sync signal can

trigger the logic analyzer, enabling complex event triggering

### SERVICE, SUPPORT, AND TRAINING

- Intel offers full array of seminars, classes, workshops, field application engineering expertise, hotline technical support, and onsite service
- Software support contract available, providing technical software information, telephone support, automatic software and manual updates, 'iComments' publication and a development tools Trouble-Shooting Guide
- 90-day software warranty and one year hardware support package are standard.
   Includes technical hardware information, telephone support, warranty on parts, labor, material, and on-site hardware support
- Intel Development Tools offers a 30-day, money-back guarantee to customers who are dissatisfied with their Intel development tool

### SUMMARY

The ICETM-186/188 family of In-Circuit Emulators provide a versatile and efficient tool for developing, debugging, and testing products designed with the 80C186/80C188 family of micropro-cessors. The emulator includes numerous productivity boosting features to enable you to move your products to market as quickly as possible. Intel, the inventor of the 80C186/80C188 family of micropro-cessors, offers the most complete line of development tools from a single vendor to meet all of your development needs for your embedded design.

# PHYSICAL DESCRIPTION AND CHARACTERISTICS

For all the ICE-18x emulators the maximum probe power draw from the target is 90 mA (same as the component).

### ICE-18xEAXL

Table 1. ICE-18xEAXL Physical Characteristics

TT **	Width		Height		Length	
Unit	In.	Cm	In.	Cm	In.	Cm
Emulator Control Unit	10.4	26.4	1.7	4.32	0.7	52.6
Power Supply	7.7	19.6	4.1	10.4	11.0	27.9
Memory Module	4.8	12.1	0.6	1.4	5.2	13.2
User Probe	4.0	10.2	0.65	1.6	7.0	17.8
User Probe Adapter Cable			A FL	E LYLI	3.4	8.6
Stand Alone Self Test	4.3	10.9	0.60	1.5	6.7	17.0
Serial Cable					144.0	366.0

ICE-18xEB:

Table 2. ICE-18xEB Physical Characteristics

Unit	Width		Height		Length	
Unit 0.8 200-0	In.	Cm	In.	Cm	In.	Cm
Emulator Control Unit	10.4	26.4	1.7	4.3	20.7	52.6
Power Supply	7.7	19.6	4.1	10.4	11.0	27.9
Memory Module	4.8	12.1	0.6	1.4	5.2	13.2
User Probe	4.0	10.2	0.65	1.6	7.0	17.8
User Probe Adapter Cable	-				3.4	8.6
Stand Alone Self Test	4.3	10.9	0.60	1.5	6.7	17.0
Serial Cable	1120 20	elys/8	19	100-1-100	144.0	366.0

4

### ICE-18xEC:

Table 3. ICE-18xEC Physical Characteristics

TT*4	Width		Height		Length	
Unit	In.	Cm	In.	Cm	In.	Cm
Emulator Control Unit	10.4	26.4	1.7	4.3	20.7	52.6
Power Supply	7.7	19.6	4.1	10.4	11.0	27.9
Memory Module	4.8	12.1	0.6	1.4	5.2	13.2
User Probe	4.0	10.2	0.65	1.6	7.0	17.8
User Probe Adapter Cable		-			3.4	8.6
Stand Alone Self Test	4.3	10.9	0.60	1.5	6.7	17.0
Serial Cable		9.88	1 13	1 88	144.0	366.0

# HOST SYSTEM REQUIREMENTS

	Intel Interface	Paradigm IDI:BUGiICE Interface	
Computer	IBM PC, PS/2 or compatible, i386 recommended	IBM PC, PS/2 or compatible, i386 recommended	
Operating System	MS-DOS/PC-DOS 3.3/5.0	MS-DOS/PC-DOS 3.0 or later	
System RAM	520 Kbytes	384 Kbytes	
Expanded Memory	1.5 MB <sup>(1)</sup>	Recommended for optimal performance	
Hard Disk	3 MB 8.71 0.7 8.1 58.0	1 MB O.A sdor'd read	
Communication Serial Port (COM1 or COM2) supporting at least 9600 Baud Rate OR		Serial Port (COM1 or COM2) supporting at least 9600 Baud Rate OR	
	National Instruments GPIB-PCIIA board	National Instruments GPIB-PCIIA board	
Math Coprocessor	Required	Not required	

Note 1: Above Board managed by EMM.slts driver recommended. other memory managers conforming to the Lotus/Intel/Microsoft Expanded Memory specifications. version 3.2 or later. arc available.

# 4

# ORDERING INFORMATION

Emulator (Host)	Component Support	Speed (MHz)	Description
ICE18XEAXLP (DOS)	80C186XL/C188XL 80C186EA/C188EA 80C186/C188 80186/188	16	68-pin PLCC. Includes Control Unit, probe, power supply. SAST, Intel and Paradigm interfaces and PLCC to LCC adapter. Requires MEM512 or MEM1MB memory option.
ICE18XEAXLP20 (DOS)	80C186XL/C188XL 80C186EA/C188EA	20	68-pin PLCC Includes Control Unit, probe, power supply SAST, Intel and Paradigm interfaces. PLCC to LCC adapter and 512K Map Memory.
ICE18XEBP (DOS)	80C186EB/C188EB	16	84-pin PLCC. Includes Control Unit, probe, power supply, SAST and Intel and Paradigm interfaces. Requires MEM512 or MEM1MB memory option.
ICE18XEBP20 (DOS)	80C186EB/C188EB	20	84-pin PLCC includes Control Unit, probe, power supply, SAST and Intel and Paradigm interfaces and 512K Map Memory.
ICE18XECQ (DOS)	80C186EC/C188EC	16	100-pin QFP. Includes Control Unit, probe, power supply, SAST, and Intel and Paradigm interfaces. Requires MEM512 or MEM1MB memory option.

Probe (Host)	Component Support	Speed (MHz)	Description
UP18XEANLP (DOS)	80C186XL/C188NL 80C186EA/C188EA 80C186/C188 80186/188	16	68-pin PLCC. Includes probe, SAST, Intel and Paradigm interfaces and PLCC to LCC adapter.
UP18XEBP (DOS)	80C186EB/C188EB	16	84-pin PLCC. Includes probe. SAST and Intel and Paradigm Interfaces.
UP18XECQ (DOS)	80C186EC/C188EC	16	100-pin QFP. Includes probe, SAST, and Intel and Paradigm Interfaces.

Memory	Memory Size	Description		
MEM512 512 KBytes		512K Emulator Map Memory for ICE-18x Emulators		
MEM1MB 1 MByte 1 MB Emulator Map Memory for ICE-18x Emulators		1 MB Emulator Map Memory for ICE-18x Emulators		


Emulator Software (Host)	Description		
PDICE18XKIT (DOS)	Paradigm Debug/ICE Software for old ICE186N, ICE188N, ICE18616N and ICE18816N emulators. Based on Borland Turbo Debugger. Supports all Emulator Control Units.		
PDICE18XEBKIT Paradigm Debug/IcE Software for ICE18XEBP and ICE18XEBP20 emulators. Based on Borland Turbo Debugger.			
SWICE18XKIT <sup>(1)</sup> (DOS)	Intel Windowed Human Interface for old ICE186N, ICE188N, ICE1861 and ICE18816N emulators. Supports all Emulator Control Units.		
SWICE18XEAXLKIT <sup>(1)</sup> (DOS)	Intel Windowed Human Interface for ICE18XEAXLP and ICE18XEAXLP20 emulators.		
SWICE18XEBKIT <sup>(1)</sup> Intel Windowed Human Interface for ICE18XEBP and ICE18X emulators.			
SWICE18XECKIT(1) (DOS)	KIT <sup>(1)</sup> Intel Windowed Human Interface for ICE18XECQ emulator.		
SWICE18XDIAG(1) (DOS)			

Note 1: Available as S/T update only. Call 1-800-874-6835.

Adapters	Emulator Support	Description
ICEXEBONCE	ICE18XEBP ICE18XEBP20	84-pin PLCC ONCE adapter for On-Circuit Emulation.
ICEXEAXLONCE	ICE18XEAXLP ICE18XEAXL20	68-pin PLCC ONCE adapter for On-Circuit Emulation.
ICEXLCC	ICE18XEAXLP ICE18XEAXLP20	Adapter to convert probe from 68-pin PLCC to 68-pin LCC.
ICEXPGA	ICE18XEAXLP ICE18XEAXLP20	Adapter to convert probe from 68-pin PLCC to 68-pin PGA.
I18XEBCONV80Q	ICE18XEAXLP ICE18XEAXLP20	Conversion kit to convert probe from 84-pin PLCC to 80-pin QFP.
I18XXLCONV80Q	ICE18XEAXLP ICE18XEAXLP20	Conversion kit to convert probe from 84-pin PLCC to 68-pin PLCC to 80-pin QFP.
I18XECCONV100PQ	ICE18XECQ	Conversion kit to convert probe from 100-pin QFP to 100-pin PQFP.
QI18XXLCONV80Q	ICE18XEAXL	EA 80-QFP to XL 80-QFP conversion kits.



# **DB86A ARTIC SOFTWARE DEBUGGER**



280914-1

# Multitasking Source Level Debugger

The DB86A ARTIC debugger from Intel is a powerful source-level debugger designed to support the development of multitasking applications targeted to run on the full family of IBM\* ARTIC cards. The DB86A ARTIC debugger is hosted on an IBM PC/AT\*, PS/2\* or compatible computer running DOS or OS/2\* (DOS compatibility box only). Using an RS232 link to an IBM ARTIC card, the debugger contains control and monitoring capabilities for on-target software debugging. The DB86A debugger delivers an optimum debugging environment for application code generated by IBM C/2\*, IBM MASM/2\*, Microsoft C\*, and Microsoft MASM\*.

The DB86A debugger features a contemporary windowed human interface, symbolic source level debug, tasking controls, extensive breakpoint modes, and flexible stepping capabilities. This multitasking debug environment boosts productivitiy by allowing you to focus efforts on finding bugs more quickly, and reducing time-to-market.

# **DB86A** Debugger Features

- Menu-driven Windowed Human Interface
- Source Level Debug with various Source Window and Watch Window Operations
- Multitasking Debug Support
- High-level and Assembly Language Symbolic Debugging
- Extensive Breakpoint and Stepping Capabilities
- Powerful Procedural Command Language
- On-line Help Facility
- Built-in Assembler and Disassembler
- Memory and Register Manipulations
- Intel Service and Support

# Windowed Human Interface

The DB86A Artic Debugger offers a windowed user interface that is easy for both experienced and new users.

Pull-down menus provide a set of commonly used debug operations, shortening learning curves. Many debugging functions can be executed with a single key stroke. Custom debug commands and the command line interface offer experienced users increased efficiency. Multiple windows simultaneously display source code, watch variables, and registers. Source breakpoints support the point-and-shoot technique of debugging, or breakpoints can be easily set through the source window. When the debugger completes a breakpoint or stepping operation, the various windows are updated. The watch window can track up to six program variables. The on-line help facility provides command syntax and explanation as well as error descriptions.

## **Event Monitor Capability**

DB86A provides many ways to monitor events. There are four conditional breakpoints, ten source breakpoints, ten temporary breakpoints, and ten passpoints. Each type of breakpoint meets different debugging needs. The stepping commands not only allow execution of one machine-level instruction or one high-level language statement at a time, they also permit stepping over or stepping through a procedure until it returns.

# Procedural Command Language

The command language of the DB86A debugger provides control constructs, procedures, and debug variables allowing the user to extend and customize the functionality of the debugger. Control constructs (e.g. If...else, do...while) facilitate the grouping of a sequence of debugger commands and control the execution of the sequence. For debug sequences that are repeated frequently, the user can define debug procedures containing a sequence of debugger commands, control constructs, and debug variables. DB86A debugger comes with a set of predefined debug procedures that display various ARTIC system data structures such as interface blocks, task tables, and task control block tables.

# Multitasking Debug Support

The DB86A debugger delivers control and monitor capabilities to simplify multitasking debug. You can download multiple tasks to the target system, and easily select any task for viewing and debugging.

Corresponding windows are automatically updated when a task hits a breakpoint. Tasks can be suspended and resumed. Breakpoints can be set for all, or for specific tasks. Qualifiers are provided with the debugger commands to facilitate multitasking debug.

# Symbolic Debug Capabilities

The debugger makes full use of the symbolic and typing information passed by the code translators. Source code symbolics are enabled in debugging operations and displays. The debugger supports easy browsing through modules in each task. The Callstack feature creates a snapshot of the active call chain, and call stack browsing lets you navigate through the source code of the procedure call chain. Task memory and registers can be displayed and modified easily. An on-line assembler is provided for in-target code patching.

# Worldwide Service, Support, and Training

To augment its development tools, Intel offers field application engineering expertise, hotline technical support, and on-site service.

Intel also offers software support which includes technical software information, telephone support, automatic distributions of software and documentation updates, *iCOMMENTS* magazine, remote diagnostic software, and a development tools troubleshooting guide.

Intel Development Tools also offers a 30-day, money-back guarantee to customers who are not satisfied after purchasing any Intel development tool.

### Host System Requirements

IBM PC/AT or IBM PS/2 or fully compatible computers with the following minimum configurations:

- Minimum of 900Kbytes free hard disk space for DB86A
- 640Kbytes of RAM recommended; DB86A uses a minimum of 360Kbytes of RAM
- A serial port (COM1 or COM2)
- DOS V3.3 or later, OS/2 V1.2 (DOS Compatibility Box Only)
- One floppy drive capable of reading 5.25" diskettes or 3.5" diskettes

### Target System Requirements

- One ARTIC RS232 serial port
- 8 Kbytes free RAM on the target ARTIC Board for DB86A debug support task
- Target system containing one of the following ARTIC cards: IBM Realtime Interface Coprocessor
- IBM Realtime Interface Coprocessor Multiport
- IBM Realtime Interface Coprocessor Multiport Model 2
- IBM X.25 Interface Coprocessor/2 IBM Realtime Interface Coprocessor Multiport/2
- IBM Realtime Interface Coprocessor Portmaster/A

# SPROTFICATIONS

# Host System Requirements

IBM PC/AT or IBM PS/2 or fully compasible computers with the following minimum configurations:

Minimum of 900Kbytes free hard disk space

640X bytes of RAM recommended; DB66A uses a minimum of 360Kbytes of RAM

DOS VS 3 or later, OS/2 V1.2

Companies of companies of control of control of the control of con

Target System Requirements

· 8 Kbytes free RAM on the target ARTI

Parest not become nearly support the following the of the following ASTIC carries:

USM Realtime Interface Coprocessor USM Realtime Interface Coprocessor

IBM Realtime Interface Coprocessor

GBM X.25 Interface Coprocessor/2 IBM Realtine Interface Coprocesor Multiport/2

IBM Realtime Interface Coprocessor